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SUMMARY 
This thesis is a description of integrated injection logic, 
a bipolar large scale integration technique. 
Various alternatives to integrated injection logic are 
discussed and the advantages and disadvantages of each are 
outlined. The integrated injection logic structure is intro- 
duced and its advantages over other solutions are described. 
Those device characteristics necessary for successful 
operation of the integrated injection logic gate are 
established, and the physical mechanisms controlling D. C. and 
A. C. performance are investigated theoretically. -These 
" theoretical investigations are compared with experimental 
observations. 
The behaviour of the I2L gate is shown to be very 
dependent on the characteristics of the epitaxial emitter 
and the intrinsic base region of the device. In an 
extension to the basic device theory it is shown that the 
device characteristics can be related to the transistor-. _; 
characteristics in the conventional mode of operation. 
As the technique is primarily for large scale integration 
a considerable effort has been placed on yield studies. 
These 
yield studies have included work on the following: parametric 
control, photoengraving and silicon crystallographic 
defects. 
Silicon crystallographic defects are shown to be a major 
yield hazard and appropriate actions to eliminate them as 
failure mechanisms are described. 
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GENERAL INTRODUCTION 
Integrated Injection Logic (I2L) was announced at the 
1972 IEEE International Solid State Circuits Conference in 
Philadelphia. This initial announcement resulted in a large 
amount of activity and experimentation amongst the major 
bipolar integrated circuit manufacturers who saw I2L as an 
opportunity for them to encroach on the market previously 
dominated by the MC6 integrated circuit manufacturers, i. e. 
large scale integration of digital functions. I2L logic 
can be produced directly-on a simplified-bipolar process or 
on a standard process to improve the product capability of 
that process. 
The major part, of the work carried out in this thesis 
has employed a state of the art high performance shallow 
diffused bipolar process not previously intended for large 
scale integration. In order to establish the validity of 
the theoretical and experimental conclusions, 'I2L on an 
older, deeper diffused process was also investigated. 
The theoretical treatments used in some cases are 
extensions to treatments published by other authors, for 
example, the Ebers Moll treatment of the 12L gate in 
Chapter 2; this approach is due to Weidmann and Berger 
but the results described are obtained from the current work. 
The thesis consists of two parts: Chapters 1 to 6 
deal with the operation of the I2L gates and Chapter 7 with 
0 
xv 
yield of I2L gates. Because of this diversity, the 
references for Chapter 7 have been listed separately from 
those for Chapters 1-6 and the Appendices. 
As each new subject is introduced a brief description 
of relevant contemporary literature is given, with 
suitable references. It is assumed throughout that the 
reader has some basic knowledge of both silicon integrated 
circuit technology and bipolar device physics. The 
reader is referred to the following texts for basic 
processing and device details: 
Physics and Technology of Semiconductors 
A. S. Grove Wiley 
Transistor Engineering 
A. Phillips McGraw Hill 
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CHAPTER 1 
LARGE SCALE INTEGRATED (LSI) BIPOLAR CIRCUITS 
1.1. INTRODUCTION 
Integrated Injection Logic, 1 2L, is a recent addition to the LSI 
circuit designer's tools. It is a technique which offers significant 
advantages over other bipolar approaches. In order to grasp the 
importance of 1 
2L it is necessary to discuss some elementary relation- 
ships concerning LSI circuits, in particular the role of bipolar 
technologies in I BI circuit design. 
The increasing demands of the electronics industry has produced 
requirements for larger and more complex integrated circuits. These 
large scale integrated circuits have been produced using various 
technologies; however, P-channel MOS techniques were the first 
processes-to reach the maturity required to produce very complex 
functions. N-channel MOS technology is now available which has 
significant speed advantages over P-channel devices. 
The requirements of *an LSI technology are: - 
The process should be easily producible thus giving high 
yield and low unit cost. 
(2) Power consumption should be small per logic function, thus 
minimizing chip dissipation. 
(3) The figure of merit known as power-delay product should be 
small, giving high speed operation at low power consumption. 
(4) High packing density is required. 
Although there are certainly other requirements the above are 
of paramount importance, and justify the dominance of MOS 
techniques in the manufacture of LSI circuits. 
. 2. 
P-MOS technologies generally require two depositions, three 
oxidations, four photoengravings and no epitaxial layer. 
Depletion load N-MOS processes are only slightly more complex. 
This results in MOS LSI circuits being outstandingly producible (1 20) 
Planar epitaxial bipolar technologies need at least four 
depositions, six oxidations, six photoengravings and an epitaxial 
layer for the simplest of processes. As each process operation' 
reduces yield it is apparent why bipolar technologies have been 
slower than MOS in achieving ISI status. Also MCS devices, being 
self isolatingihave a packing density advantage over conventional 
planar bipolars where some of the silicon surface is consumed by 
some form of isolation channel. 
A number of elegant techniques have been developed to prodace 
bipolar LSI circuits. The TRW Company have developed the Triple 
Diffused ('3-D') process which sacrifices-transistor performance 
in order to produce a simple bipolar technology not requiring 
epitax (4,5,6). Murphy and Glinski (7) proposed'the Collector 
Diffused Isolation (CDI) structure which the Ferranti Company are 
now developing to maturity as a bipolar LSI technique. Although 
CDI maintains fairly good transistor parameters whilst achieving 
high packing density and practicable devices, breakdown voltages 
are low (BVGEO 8V) and frequency response is inferior to that 
of dedicated high speed bipolar processes (fT^ý 1 GHz). This is 
inherent in the epitaxial base structure of the devices. The 
Fairchild Company have developed the Isoplanar 
technique to a state where large bipolar circuits are producible. 
0 
FIGURE 1.1 LOW POWER INTEGRATED CIRCUIT CONTAINING 
FOUR MMONOSTABLE FUNCTIONS 
"4 " 
Although processing techniques are technologically difficult, 
Fairchild have solved them. Unfortunately apart from the basic 
device structure (8), little has been published on Isoplanar 
technology. 
It is mandatory that ISI circuits are operated at 'low power' 
per logic block. This is in order to minimise total power 
dissipation. Low power is achieved by limiting current con- 
sumption, in which case the area occupied by the large resistors 
required can become intolerable. Figure 1.1. shows a Plessey 
IC containing four low power monostable functions. The area 
occupied by resistors (2M total) is approximately twice that 
of the active elements. Large resistors can limit switching 
speed by producing large RC time constants. If ISI bipolar 
circuits are to be produced a means of defining low currents 
must be satisfactorily found. 
Integrated injection logic 1 
2L ( also known as Merged 
Transistor Logic MTL)satisfies the requirements for bipolar LSI. 
It is a technique which provides high pacldng density self- 
isolating devices with a low power delay product and it can be 
fabricated with a four mask process. The technique originates 
from the Philips and IBM Companies in 1971 (9.10. Seven mask 
processing allows products to be fabricated consisting of both 
1 2L circuits and conventional circuitry. 
1Triple' Diffused ('3D') Bipolar LSI 
Bipolar IC processes are more complex but have a higher 
performance than their MOS counterparts. One approach to 
0 
bipolarI is to simplify processing and sacrifice performance. 
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6. 
This is the 3D approach. 
Figure 1.2. shows a plan and cross section of a 3D structure. 
The n-p-n transistors are fabricated on a lightly doped P-type 
substrate. The processing sequence is as follows. A deep diffused 
phosphorus region forms the collector; the base and emitter are, formed 
inside this region in. the normal way. The transistors so fabricated 
are self isolating with the collector phosphorus diffusion defining the 
isolation junction. The npn transistors have a very high collector 
series resistance (125D-typical); common collector substrate pnp 
transistors are available. Using a derivative of emitter coupled logic 
called emitter function logic, the TRW Company have fabricated some of the 
largest bipolar IC's known (4,5,6, ). Power delay products of 10 
picojoules are claimed with a 30 MHz shift register capability. '3D' 
avoids epitaxy (which is shown later to be a significant yield hazard), 
-and. requires only five photoengraving operations. The disadvantages of 
'3D' are: - 
Analogue functions are difficult to implement. 
(2) The inherent transistor structure of the 3D process offers 
little improvement in speed of operation over performances 
already achieved. 
(3) The npn transistor performance is severely degraded. 
(4) No isolated pnp transistor is available. 
i. 1.2. Collector Diffused Isolation. 
Collector Diffused Isolation is a simple epitaxial IC technique. 
The basic npn device structure is shown in Figure 1.3. The device 
is 
fabricated as follows. A buried N+ pattern is diffused into a p. -type 
substrate and a p-type 
* Power delay product is the power consumed by a logic'gate multiplied 
by the gate delay of that gate-at that operating power. 
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epitaxial layer grown. A deep 
n 
collector ring is diffused 
through the epitaxial layer to the buried N+, thus forming an 
isolated p-type region of epitaxy. All oxides are removed 
and the surface receives a non selective boron diffusion. 
Emitters are then diffused. This results in a five mask 
epitaxial process. The CDI npn transistor has characteristics 
similar to a conventional planar epitaxial transistor. As the 
base diffusion intersects the deep collector diffusion, 
collector base breakdown voltages are degraded. The diffused 
epitaxial base structure results in a relatively poor frequency 
response. 
No pnp transistors are available on this process. However 
a g-channel junction FET can be fabricated using the intrinsic 
base region as a channel, and the emitter and buried. N+ regions 
as top and bottom gates. 
1.1.3. Isopla. nar 
A concept similar to CDI is Fairchild's Isoplanar technology. 
This results in very high packing density and high performance. 
The processing technology is difficult, requiring silicon 
nitride deposition, selective etching and local oxidation, in 
addition to conventional planar technology requirememts. 
Figure 1.4. shows a simplified Isoplanar processing sequence. 
The local oxidation results in the minimum possible area 
occupied by isolation. No breakdown voltages arm compromised 
as in CDI. Considerable problems are encountered where the 
oxide isolation intersects diffused regions. Inversion of the 
p-type epitaxial layer at the oxide interface is a problem: 
Figure * 1.4 
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1 
Gallium can be diffused through the oxide to prevent this, and 
ion implantation can also be used. 
Apart from complexity this technique is very attractive. 
Fairchild have published data (11) showing that novel pnp 
structures can be added to the Isoplanar process with modifi- 
cations -to the basic approach. 
The most significant advantage of Isoplanar is an 
exceptionally high packing density and Fairchild have obviously 
sacrificed ease of production to achieve this goal. 
1.2. INTEGRATED INJECTION LOGIC (I2L) 
In conventional planar epitaxial processes, apart from 
producibility, two major obstacles must be overcome before an LSI 
circuit can be fabricated. These are: - 
(1) Planar epitaxial structures are not self isolating; 
large areas are consumed in producing isolation of active devices] 
and resistors. 
(2) The area occupied by current defining resistors is 
prohibitive for low power circuits. 
Figures 1.1. and 1.5. illustrate these points. Figure 1.5. also 
shows the basic I2L structure. This can be considered as a 
derivative of DCTL and RTL (g, 10). In 1 
2L the npn transistors. 
are operated in the inverse mode, hence the Buried N+ and 
epitaxial layer act as emitter, and the emitter diffusions as 
collectors. In inverted transistors collectors are self- 
isolating but emitters are common, base current is supplied 
directly as holes emitted from an adjacent p diffusion, which, 
together with the npn base as a collector forms a lateral pnp. 
0 
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The emitter of the pnp is known as the injector. To avoid 
confusion the following nomenclature suggested by Weidmann and 
Berger (12) will be used: - 
Parameters relating to inverse operation of the npn 
transistor will be described as upward mode, and identified 
with a subscript u. 
Normal mode operation of the npn will be described as 
downwards mode and parameters identified with a subscript d. 
The subscripts n and i will be used to identify the pnp 
transistor, operating in forward and inverse directions res- 
pectively. 
The normal diffusion will be described as shallow. N+diffusion 
and collector sinker diffusion as. Deep N+. 
The simple equivalent circuit representations of I2L are 
shown in Figure 1.6. The pnp"transistor appears as a current 
source. directly driving the base of a nulticollector npn transistor. 
The 1 2L gate is a super-integrated structure, i. e, the base 
of the npn is the collector of the pnp current source, whilst 
the npn emitter is also the pnp base. The Imp emitters 
(the 
injectors), are common to all gates. The 1 
2L 
gate has overcome 
the: -major disadvantages of planar bipolar technology, i. e. the 
device is self isolating, and the operating current is defined 
by a relatively small pnp transistor. irthermore, 'this current 
is easily adjusted by changing the injector forward bias 
(vbe). 
The operation of the I2L gate is as follows: Consider 
the two identical gates T1 and T2 in Figure 1.7, in which the 
collector of the T1 is connected to the base of the T2 npn. 
* Deep diffused N-type, region from the silicon surface to the buried 
N+ region. 
. 13. 
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Both npn's have their associated pnp injectors and currents 
I. and 12are collected at each base respectively. If each 
npn has a gain of ßu, and I. =12=1o (both pip's identical), 
each collector is capable of sinking (ü o collector current. 
Consider switch Si open; 10 will flow into base T1, which will 
turn on and saturate if (3u>'. The collector of T1 will 
therefore sink all the base current of T2, thus T2 will be off. 
If S1 is closed the base current of T1 flows to ground, T1 
is off and T2 is now on. 
The basic requirement of the 1 
2L 
gate is an npn transistor 
with a common emitter current gain greater than unity. This is 
an over simplification as will be shown later, but it does 
illustrate the fact that I2L is not very demanding on gain' 
parameters. Reference to Figure 1.7 will show that no junction 
is operated at a potential of greater than a Vbe , thus voltage 
requirements are trivial. 
Figure 1.8a shows how logic functions may be implemented 
in I2L. The interconnection of collectors results in a 
Wired-AND or NOR function. Figure 1.8b shows how this technique 
is used to implement a D-type flip-flop. (Each collector inverts 
the base signal). 
I2L is able to implement any logic function in spite of the 
single input multi output configuration. Figure 1.9 shows the 
logic diagram of 14-bit programmable pseudo random sequence 
generator designed by V. Blatt of The Plessey Company Limited. 
Figure 1.10 is a photograph of the implemented circuit using Plessey 
Bipolar Process III I2L. 
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I2L can be used to implement memories, the memory cell of 
Weidmann and Berger (13) being one of the initial ideas leading 
to I2L. 
An 12L memory cell is shown in Figure 1.11. (13). This cell 
uses super-integrated lateral pnps as loads for the latch. 
Information is written into and read from the cell using two 
more super-integrated lateral pnp's. Cell layout is shown in 
Figure 1.12. Access times of 50 ns.... and DC standby powers of 
100 nW are quoted for a 4k bit RAM using this cell. 
1.3. SUMMARY 
The subject of large scale integrated bipolar circuits has 
been introduced. Pertinent requirements for such circuits 
have been discussed together with a limited comparison between 
various solutions to these problems. Generally the semiconductor 
industry has decided that simplified processing is the only way 
bipolar technologies will compete with ! OS technologies. Low 
power operation required large area consuming resistors with 
consequent loss of packing density and increased yield hazard. 
Integrated injection logic has been introduced. It has been 
shown, that logic circuits are easily implemented using I2L, 
and that I2L has a high packing density. I2L will operate 
with low inverse gain devices and is undemanding on voltages. 
It will be shown later that the technique has a low power delay 
product and is capable of operation to TTL speeds. 
The major asset of I2L is that the technique can be used on 
any planar epitaxial process, and thus. improve the capability 
0 
of that process. On a given process, analogue and digital 
. 19. 
circuits can be implemented with 1 
2L 
on the same chip. 
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CHAPTER 2 
BASIC OPERATION OF I2L GATE 
D. C. MODELS OF INTEGRATED INJECTION LOGIC GATES 
2.1. INTRODUCTION 
As described in Chapter 1 the I2L gate is a superintegrated 
structure consisting of an upside down operated multicollector npn 
transistor whose base current is derived from a lateral pnp. 
Although the operation of this gate is basically simple its 
performance depends upon the interaction between the collectors 
of the saturating npn transistor and the effect of the pnp 
current source on the npn device must be adequately described. 
The current hogging effects between collectors must be quanti- 
fied; the pnp transistor is saturated thus the pnp inverse gain 
can have a dominant effect on the characteristics of the npn 
transistor. 
2.2. TERMINAL ORIENTED MODELS (i. e. from observation of terminal characteristics) 
The. terminal orientated I2L gate model was proposed by 
Weidmann and Berger (12). Weidmýnn and Berger use the approach 
to calculate power consumption and to make elementary delay 
computations. The technique is'at its most powerful in analysing 
DC operation and effects such as current. hogging. 
Figure 2.1. shows a4 collector I2L structure. Figure 2.1(a) 
is a schematic representation of the device whose equivalent 
circuit is shown in Figure 2.1(b). Using an extended Ebers Moll 
approach the following representation can be derived. 
The resultant junction current I. crossing junction Ii is the 
. 21. 
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linear superposition of partial currents Iik being either 
injected (i= k) or collected (i / k) across the junction. 
The injected current of the ith junction (Iii is 
Iii = llo (exp q- 1) 
obtained by shorting all other junctions. 
The collected minority carrier current of the ith junction 
is a fraction ckik of the injected current at junction k. 
which shares a region with the collecting junction. 
(exp iik - pik Iko q 
= ck ik Ikk 
For the device of Figure 2.1. this results in the following matrix: 
Ii 
I2 
I3 
I4 
I5 
I6 
0112 0 0 0 0 I11 
021 1 a23 24 5 
26 I22 
022 1 034 °435 `X36 133 
0 0ý42 a43 1 «45 0(46 144 
0 0452 053 O 54 1 c56 
155 
0 °462 ° 63 0(64 0165 1 166 
Zeros indicate positions where collection is impossible as junctions 
do not share a region. 
If collectors C1 C2 C3 C4 are shorted to the baseýV3 = V4 = 
V5 = 0, the matrix reduces 
to (133 = 144 = 255 0) 
21 X12 I11 
I2 CY21 1 122 
By alternately setting I11 and I22 to zero, 
I2 
21 I1 
Ole 
n(V2 = Of 122 = 0) 
I1 
oC12 =12=-a i(v1 = 0,111 = 0) 
t 
E pnp 
a) 
E npn 
Cý C2 C3 C4 
«u J 
'd 
23. 
Cý C2 C3 C4 
E pnp 
FIGURE 2.2. After Berger and Wiedmann 
. 24. 
The forward and inverse pnp grounded base gains are thus 
defined. 
. 
By maintaining V1= 0 the remaining oC 's may be 
determined by using similar techniques to those shown in Figure 2.2a. 
Adopting the notation introduced earlier: - 
I1 = 1" °C 000 0 
? 11 
I2 cyc -041 däd d I22 
I 0- ý__ 100 0 L,., 
I4 
15 
I6 
u 
0- oc u 
0- 04 u 
0- OL 
o1 
o0 
00 
:) :o 
00 I44 
10 155 
01 I66, 
assuming upward and downward gains of each collector are identical. 
The additional zeros represent conditions where collection 
is unlikely, that is between adjacent collectors. As pointed 
out by Weidmann and Berger (13). 
k =1 (i /k) 
because no more minority carriers may be collected than are 
injected, and as d is near to unity, the remaining gains will 
be very small. 
This matrix results in the equivalent circuit representation 
shown in Figure 2.2b. 
Having established the matrix expressions can be obtained for 
the following quantities. 
(1) Power consumption of a gate when the input is driven by the 
pnp transistor and the collectors are not sinking any 
"25. 
current, i. e. the npn transistor is in hard saturation. 
(2) Power consumption by a gate in the off state. 
(3j Power consumption by a gate when the input is driven 
and the collectors are sinking a current equal to the 
npn base current. 
(4) The 
Pu 
needed by a collector at the edge of saturation, in 
an n collector gate in order that the collector may sink 
twice its base current under the following conditions. 
(a) All other collectors being open circuit and not sinking 
any current, i. e. hard saturation. 
(b) All other collectors sinking a current equal to the 
base current of the npn. 
These conditions correspond to the extremes of operation of 
an I2L gate giving a reasonable noise margin. (An effective 
gain >2 will ensure that if a noise current pulse of equal 
magnitude to the base current is present at a collector incorrect 
information will not be propagated). 
The above items will now be dealt with in turn. 
4as 1. 
Recognising that with no external input current 
I3+14+15+I6--I2 =0 
and by definition 13 I4 = I5 I6 =0 
I1 . I11 _ I22 2.1. 
I2-ý nI11 +122-4°Cd 133 2.2 
13 -_O I22 + 133 2.3 
14 ü I22 + I33 2.4. 
(In 
ü 
I22 + 133 for an n collector gate §ince areas of collectors are equa 
Usw 133 _ o<n I22 we obtain in equation 2.2, I3=0 
by definition. 
. 26. 
12=-A 111 + I22 (1-4 c{d C4 U) 2.5 
I22 (111 °n 
(1-4od c'eI3 
substituting 2.5 into 2.1. 
(1 - an Oi I1 I11 (1-4 oL d aCu 
2.6. 
Now I. = injector current. 
If V1 is injector voltage, then 
Power = V1 Ini2.7a. of u) 
. 7a. 
For. an n collector device, 1 a 
Power =VI( 
i) 2.7b. 1 11 1-n ccd au 
Case 2 
The base current is diverted to ground by the collector 
of another gate; only the injector junction is forward biased 
and all other junctions are effectively zero biased. Thus the 
power consumed is 
k' Power '=v Iii 
Case 3 
Each npn collector of the "on" gate is normally required 
to sink the pnp collector current, i. e. °Cn 1110 
Assuming the injector bias is constant for each gate and pip's 
are identical, then 
. 
I1 = I11 - 0<1 122 '2.8. 
I2 = -cc I11 + I22 -4 old I33 2.9 
13 =-°ü I22 + 133 2.10. 
= -°ü; I22 + 133 2.11. I 4 
etc 
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. 28. 
Collector current is -t n I11 = 13 = I4 = 15 = 16 2.12. 
Since there is no external base current 
3+14+15+16 = I2 2.13 
I2 = +40( n 
I11 2.14. 
-on I11 =-oü I22+ 133 2.15 
I33 =ý 122 - OL n 
111 2.16 
Substituting 2.16. and 2.14. into 2.9. gives 
5O -4 OL 
22 - 
111 (1-4 cý d c4 
d 
Using 2.8. 
oz 1(5 21 211 (1 - (1 -4 
For an n collector gate this becomes 
0(1 t-/. 
((n + 
4ot 
n 
of- 
0( d °t n) 
i) -n d) 
n oC d o< UT 
giving the power consumption as 
C "((n+1) 
-n Ck d 
_ 
°ý ni P= V1 I11 (1- 0-n oc d °U 
Case 
Consider a four collector gate with base current 'B and 
one collector at the edge of saturation, (collector current 21B. 
and other collectors are logically interconnected with other 
gates, thus many npn collectors may be sharing one pnp collector 
current. Assuming the worst case of an infinite number of 
gates connected to the base, the other npn collectors will have 
no collector current (Figure 2.3). The pnp collector current 
is- Ot 
n 
I, npn collector current is -2 0Cn Iý 
0 
. 29. 
Now, 
I1 _i 
Ck 
3.1 22 
I2 =- On I11 + 122 d 133 d 144 d 155 O 166 
13 a I22+133=0 
14=15-13=0 
If collector 4 is conducting at the edge of saturation, it injects 
zero current, therefore 
I6 _au I22 
(Since I66 = 0) 
16= -2 °(n I11 
(twice pnp collector current) 
As 
0au21 345 22_33 
26 
I2- 
nI11 
+22-3°Gd133 
3 °-n 11 =122'1 -3adoCn) 
Substituting now 
0(u I22 =2 oon -I1 from conducting collector 
oC 2 
u (3+6c 
For an n collector gate 
_2 0ý u- (3 +2 n-1 c<d 
From the definition of CC u as 
the fractional oC associated with 
an individual collector,. the A 
'u associated with the collector is 
ýu 
1-n A 
u 
0 
ý- - 
. 30. 
Rearranging and substituting for ßd gives 
2(Ad+1) 
Pd+3_2a Iq 
This is plotted as a function of n in Figure 2.4. 
Case 4b 
Using similar arguments to case 4a but with the exception 
of saying that on an n collector gate n-1 collectors are 
sinking an input current and the remaining collector is 
required to sink twice an input current. 
Ad +1 ur (d + 2-n 
This expression is plotted in Figure 2.5. as a function of n. 
The results shown in Figures 2.4. and 2.5. indicate, that if 
t-ý d is not large a 
Au 
considerably larger than two is required, 
if a collector is to sink in excess of twice its base current, 
Figure 2.5. shows the worst case condition when many collectors 
are pulling down one base. d decreases with decreasing 
IC usually due to increasing depletion region recombination, 
and u usually decreases for the same reason. Thus as 
IC is 
decreased a critical condition appears where both 
(u, 
and 
(3, are 
decreasing. Although pu*could be larger than 2, the gate may 
develop into a state where its noise margin is inadequate. 
2.3, INJECTION MODEL 
The terminal model previously described with the addition 
of depletion and, diffusion capacitance parameters has been 
used in circuit analysis work. However, it is obvious that 
the terminal model offers little insight into the parameters 
r 
N 
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controlling device behaviour. To-rectify this, Berger (14) 
proposed the injection model. This model offers a 
considerably improved approach over the terminal model, and 
it is now possible to include debiasing effects associated 
with base resistance. F. M. Klaasen (15) has presented a 
model based on the device physics of I2L and in essence 
the results are the sane as those of Berger. Wulms (16) 
has suggested that some of the measurement techniques proposed 
by Berger are inadequate, and suggests an alternative measure- 
ment technique. However his results only add detail to the 
model proposed by Berger. 
The injection model represents the injection logic 
device by considering the nature of the various hole and electron 
injections. The model as presented by Berger is based on 
experimental results. The magnitudes of the various 
injections are determined experimentally, ath no attempt is 
made to relate triese results to doping profiles or other 
Physical parameters. 
The'structures used to obtain the magnitudes of the various 
currents are shown in Figure 2.6. These include a complete 
I2L gate, and I2L gate with shallow 
n diffusions omitted, 
and a structure using all. the base surface as contact. 
The following currents are obtained by applying a &. ven 
Q- to the base-epitaxial junction of the structures shown in Fig 2.6. 
Structure 1 
IB = AB. JP0 + (AB - 3A0 - AM). 
*JNO 
+ AM. JNC + L. JPL 
ýi 
. 34. 
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Structure 2 
IB = AB. Jpo + (AB - AM. ) JNO 
+ AM JNC + L. Ja 
Structure 3 
IB - AB . 
JPO + AB. JNC + L. JPL 
The collector current in structure 1 is 
IC 3' AC. J. 
Thus J10 JNC JNO J can be determined by solving these equations 
simultaneously, Lx JPL can be directly measured, and hence 
JpL can be calculated. 
Once the values of the current densities are lmown'together 
with values of intercollector resistance it is possible to model 
an 1 
2L 
gate of any desired geometry. It is, of course, necessary 
to measure downward transistor characteristics for complete 
Ebers -, Moll modelling. Figure 2.7. shows the various magnitudes 
of currents determined by this analysis. 
Wulms (16) discovered that the phosphorus emitter diffusion 
affected the minority carrier recombination parameters, and that 
varying the surface area of the phosphorus diffusion in relation 
to that of base area altered the magnitude of the various currents 
previously described. This . ffect had been foreseen but was not 
observed on Process III structures, 
The use of the Berger type structures to determine the 
various injection current densities is by necessity confined to 
regions where debiasing effects are not important. This means 
low current measurements, where depletion region recombination 
is important. Even at quite modest base currents depletion 
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region recombination can be significant. This is the 
major criticism of this injection model, viz. depletion 
region recombination is not analysed. 
SUMMARY 
The terminal and injection models described are essentially 
observational tools. The terminal model allows the solution 
of simple Ebers-Moll type problems of the saturated super- 
integrated I2L gate and shows easily the complex interactions 
of the many regions of the devices. The injection model 
leads to an understanding of the physical phenomena controlling 
device behaviour; for example injection into contact regions 
is shown to be different from that into oxide covered regions. 
Injection into the epitax is of the same order as that into 
base regions covered by oxide. However only limited basic 
insight into the mechanisms governing device behaviour is achieved, 
and it is not possible to predict how an I2L gate will behave 
on a completely unknown process. This is the aim of the 
analysis developed in Chapters 3 and 4. 
. 38. 
CHAPTER 3 
COMPREHENSIVE INJECTION MODEL OF THE 1 2L GATE 
3.1. INTRODUCTION 
The purpose of this chapter is to develop a model which 
describes the phenomena which control the behaviour of the 
IL gate. The analyses presented are not necessarily the most 
2 
rigorous. However, they have proved more than adequate in 
describing the behaviour of I2L gates fabricated on three 
processes. The injection model proposed by Berger listed the 
following base current components: (see Figure 2.6. ) 
JNC - electron current injected into base regions 
covered by a metallic contact 
JNO - electron current injected into base region3 
JL 
Jr0 
To Berge: 
added; 
JDL 
covered by oxide 
- lateral injection associated with the saturated pnp 
injector transistor 
- hole injection into the epitaxy/buried 
e structure. 
^'s set the depletion region recombination terms must be 
- depletion recombination at the surface of the base 
... junction 
JDA - depletion recombination associated with the base 
epitaxy junction. 
An accurate description of the collector current is also necessary, 
J, - ru 
collector current of (inverse) upward npn transistor. 
The junctions will. be assumed to be abrupt and dopings within a 
region to be uniform. Approximate analytic expressions will be 
0 
. 39. 
derived for each of these current terms. 
Boltzmann statistics will be assumed in these deriva- 
tions as will the concepts of steady state quasi-equilibrium. 
It is also assumed that applied forward biases are always 
larger than 3KT/q. The vertical current flow in the I2L 
structure is related to that of a. P+NN+ diode. These 
structures have been extensively analysed in the literature 
(17). However, most of the published work is not applicable 
in detail to the 1 2L case, because 
(a) The low doped region of the epitaxy is very narrow. 
(b) The P+NN+ diode is a very high injection level device 
(18). 
(c) Majority and minority currents are not necessarily 
comparable. 
(d) The I2L gate is a more complex structure. 
The doping NN} interface region of the P+NN+ diode has been 
shown to be a blocking barrier. That is minority carrier 
accummulation takes place on the low doped side of the interface, 0 
resulting in reduced current flow and increased charge storage 
(19,20). 
3.2. BASE CURRENT OF THE UPWARD NPN TRANSISTOR 
3.2.1. Injected minority carrier level in epitax-v + 
at the edge of the depletion region of the P 
epitaxy junction 
As the epitaxy is relatively lowly doped (1016cm 
3) it 
moves into high level injection at low biases and the high level 
injection parameters of this region play a dominant part in 
device behaviour. The following analysis will assume that the 
. 40. 
N+ and P+ regions do not enter high level injection. (This 
is beyond the regime in which the device will be operated). 
At zero bias the N-type regions (N, epitaxy buried N+) 
will have an electrostatic potential induced across them which 
is derived thus: - 
Since Jn =0 (by definition) 
Then q µn nE= -q D dx 
Let VSO = zero bias electrostatic potential, then 
N 
V50 == 
(using the Einstein SE 
9n relationship) 
N 
NEPI 
V50 = KT In EPI 
q N+ 
In Figure 3.1. is shown a schematic of the potential and space 
charge associated P+NN+ structure. 
If YApP is the bias applied to the 'structure, then ignoring 
ohmic voltage drops under injection conditions, a part VS Of 
the bias will appear across the minority carrier gradient. If 
VJ is the junction voltage then Vp - VS + VJ. 
If the hole and electron gradients are equal then a potential V 
exists between the buried N+ and the edge of the pn junction . depletion region. 
E -KT 1 do 
q n_ . 
BT n- 
and V=Q 
Subtracting zero bias electrostatic potential gives 
F-T YS =+ In n 
EPI . 
where n is the electron level at the edge of the depletion 
layer 
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Figure 3.2. 
Injected Carrier level v VApp one sidedjunction, 
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2 
n=N exp (qv/KT 
DEPI 
(NDýI 8 NCI ) 
n= Pn +N DEPI due to quasi neutrality 
vs = im i pn 
+ NDEPI 
qN 
DEPI 
Substituting Vý, P - VS for V. 
2 
p= nl eýp'((v _ 
KT ln( 
pn + N%PI)) 
g/KT) nN APP qN 
DEPI N EPI 
2 
pn . 
NDEPI 
+ nl2 exp (gVApp/I2)) 
NDEPI 
42 
3.1. 
Equation 3.1. is used to describe minority carrier levels in the 
low doped epitaxy. Figure 3.2. shows injected carrier level 
plotted against applied bias with epitaxy doping as a parameter. 
The function is continuous between the low injection regions 
where 
nZ l Ph = ND exp 
(qv /kT) (from binomial expansion) 
E 
Ph << 
ND 
EPI 
6. 
and the high injection regime where 
pn = ni exp (gvvpp% 2KT) pn 7» 
NDP 
3.2.2. Hole Current into the epitaxial Buried 11+ structure 
It N. N+ = epitaxial and buried N+ dopings respectively. 
VE = width of epitaxial low doped region 
DE = minority carrier diffusion coefficient in 
epitaxy 
E= minority carrier life time in epitazy 
i' 
I 
R 
f 
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LE = minority carrier diffusion length in 
epitaxy = DE 
QE 
W+ = width of buried N+ region 
D+ = minority carrier diffusipn coefficient in 
buried N 
ý+ = minority carrier lifetime in buried N+ 
L+ = minority carrier diffusion length in 
buried N+ . D+ %+ 
J. p = hole current flowing into epitaxy. 
This analysis assumes that 1E » 11E 
Figure 3.3. shows- D 
If LE >)' WE, then Jp t" q (P0-P1) WE 3.2. 
assuming field in epitaxy is negligible so that Jp -qD dx 
If the quasi-Fermi potential is constant across the 
buried N+ epitaxial boundary, then 
Pi . nI =n12 exp 
(q V /KT) 
also p= nit exp (Q`\jf/KT) 
Thus pi n1 = p+. - N'+ 
p+ = 
p1 n1 
where p+ and 
e' 
are the hole and electron concentrations 
respectively in the buried e at epitaxial interface, p, and 
n1 are hole electron concentrations in epitaxy at Buried 
interface. Assuming charge neutrality and low injection in the 
buried N+ 
0 
p_p 1Pi+N 
N+ 
. ; 46. 
JP can be represented as the sum of the recombirn tion current 
in the epitaxy and the current transport into the buried N"'. 
Ignoring any recombination which may occur in the epitaxy- 
buried N+ interface (see 20) which is small compared to other 
currents, we have 
(p Pi p+ D+ 3.3. 
JP, =q2+q LT' coth .. 1(p0 
+ p1 )/2 r-- average f ZE L e(pitax concentration. 
Transport into buried N+ is the same as that for a long base 
diode (see 21). The buried N+ P substrate junction is an 
infinite recombination interface, 
Solving for p1 gives (from 3.2. and 3.3. ) 
2LE 
2+ 
WE2 
+'DN 
jf22+ 
WE2 
+ D+N 
2+ 4p0D+ (2LE 2_ WE2) 
p1 
=. 27 WE X Yý WE NIX Ný 2'eE WE 
where 
i 
P= 
p0 
2D+ 
N: T 
L+ 
X=cothVl' 
q 
CPO 
- p, 
)D 
WP 
. (N 
2 
+ 
-4 
2 
ný 
3.4. 
from 3.2. 
qV/KT 
eN 
-2 
from 3.1. 
(where- N= M, )EPL 
Using the value of PI from equation 3.4. in 3.2, reasonable 
values of hole current injected into the epitaxy are obtained. 
I 
Although the expression is an approximation it agreed 
essentially with experimental data. It is, however, necessary 
to modify it to include injection dependent lifetimes, 
mobilities, heavy doping effects and effects of majority 
carrier current (electrons crossing epitaxy to base regions). 
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These problems will be discussed subsequently. 
It is found that most reasonable values of WE, LE, N, L+ W+ 
and N+ result in P, rv P0. 
3.2.3. Electron Injection into base diffused regions. 
The injection model described in Chapter 2 showed that the 
electron injection into base diffused regions had two components; 
(1) Injection J. under contact covered regions 
('Figure 3.4a). 
NC- 
(2) Injection JNo under oxide covered regions 
(Figure 3.4b). 
Injection under contact covered regions can be described by the 
long base diode expression assuming the. contact is an infinite 
recombination interface. Let 
X. = base junction depth 
NA =, base doping concentration 
Scr = surface. recombination velocity 
DL Diffusion coefficient minority carrier lifetime 
n, -'tn, n 
and diffusion length respectively in base region 
Then - 
J 
nit Dn x 
NC =qL eg 
(qV/ir). coth L 3.5- 
nn 
Using similar arguments to those developed for current flow 
in 
the epitax, 
n -n 
JD 
ý° s) 3.6. 
NO qn xj 
where J. = the sum of current due to recombination in base 
region and current due recombination at oxide interface. Using 
the Shockley Read Hall (22) model to describe recombination 
through an intermediate energy level, surface recombination 
is as follows. At the surface assume. recombiration centres are 
(* assuming negligible recombination in the intrinsic base regions) 
0 
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mid gap (such centres are the most effective) and hole and 
electron capture cross-sections are equal. 
dr pgns - n. 
2 
Dn 
urface. 
So 
ns ps + 2ni 
in low injection region 
Ps >> ns 
Psns »» ni 
ps ) ni 
do 
'Ddx 
Sons 
, and ns + no 
surface average electron concentration 
(no + ns) X. 
2i 
JNO 
2 ýn 
+q So s- (i. e. recomination in the 'bulk of th, 
base plus surface recombination)-3., ', 
Equating expressions 3.6. and 3.7., solving for s and substituting 
into expression 3.6. gives 
"_s 
D2" (2x. 2 + 2S ,yx nnon JNO q xý NA egp 
(qvlý) 
(xj +n+ 2So ^n X. ) ' 
I- 
As for the case of injection into epitaxy it is found that ns 
no for most reasonable values of region, parameters. 
The foregoing treatment assumes low level injection con- 
ditions in the p base regions. Equation 3.1. gives the hole 
concentration pn at the depletion region boundary in the epitaxy 
as a function of the applied bias. 
2 
P_ 
(ND 
.+ n12 exp qV 
KT) ND 
o42 
n_p +-ND 
'due to charge neutrality 
n o2 
2 gV/RT 
i. ND 
. '. D+ne+2 n n -412 
s. 
.. ___R 
,,, 
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p ýý 
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Po .n=n ezp qV APP/KT 
As po. nn=pp. nn 
and Pp = NA (low injection) 
n2 
then np =1 exp (qV /KT) 
A 
The injected electron concentration in the oxide covered 
base regions maintains its dependence on qV APF%I' when the 
epitaxy is in high injection, even though the. junction voltage 
is reduced due to the field across the injected holes in the 
epitaxy. This arises because the electron concentration is 
increasing at the junction at a rate proportional to the 
junction voltage. 
3.2.4. Lateral re-injection current 
The injector transistor is a lateral pnp type and this 
type of structure has been extensively investigated (23,24). 
Figure 3.5. shows a simple schematic of a lateral pnp with 
junction depth, and layer widths and depletion- regions 
indicated. The figure shows no radius of curvature on the p 
diffused regions. The p-dopant will diffuse laterally under 
the passivating oxide at the photoengraved window edge in the 
real case. For the limiting case when the epitaxial width is 
zero the lateral reinjection current is: 
x. L I= Nn1 
D 
ex p LD Wb P 
(i. e. the collector current of a lateral transistor). 
r' 
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In the real device as shown in Figure 3.6. the lateral 
carrier f1 is not one dimensional because current flow in 
the epitaxial region becomes significant as soon as WEP1 is 
non-zero. The nature of the current flow in the epitaxy was 
first investigated by Pulkerson (25). Sunlin Chou (24) 
introduced a function FGC which related the non-uniform base 
width and epitaxy thickness to the collector current. 
gn12Dp 
IL = ND Wb 
(exp gv/KT) xi L FGC 3.8. 
Chou determined FCC using a two dimensional-computer analysis. 
However an approximate value of FGC can be determined by analysis 
of the lateral's structure in two parts as follows: 
Assuming radial diffusion at the photoengraved window edge, 
the area between collector and emitter of the lateral transistor 
contained within the p region junction depth is. *: 
Wb x. +2zý2- eil x. 
2 
2 
If *emission of the minority carriers takes place up to a depth 
x. below the surface then the effective base width is defined 
as: 
Area of plane of cross-section of base region 
Wb (eff) . 
between emitter and collector planes 
Projected length of intersection of emitter plane 
with above plane in direction of current flow. 
= Wb +X 1 
(2- CL 
2 
bj As was shown in section 3.2.2. the minority carrier level 
is nearly uniform under the P emitter between its depletion 
0 
i 
J, 
FIGURE 3.7 
APPROXIMATE 2DIMENSIONAL CORRECTION 
FACTOR FOR LATERAL pnp (F, 
4 
3 
FGC. 
2 
S 
1 
, 75 
,5 
p1w23 gpi 
Xj 
of 
. 53. 
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region and the epitaxial buried N+ interface. This excess 
of minority carriers will result in a diffusion gradient of 
carriers from under the emitter, to the region under the 
collector, where they will be collected. If this emission 
and collection is considered to occur from a boundary line 
under the p-diffusion as shown in Figure 3.6. then the 
effective base width of this region (if the emission depth 
is WEPI becomes :_ 
W+W b EPI 
4ni2 x+ WEp1 
Thus IL _ ND Dp exp 
(qv/KT} L (Wb 
+x 2-' Wb + WEPI 
J 
by summation of the currents in the two parts of the transistor ovd 
comparing with equation 3.8. results in: 
Wb 
FGC - 
CW 
+x. 2- Rte ) b2 
+Ww EPI b) 
xW jb+ 
wEPI) 
FGC is shown plotted against Figure 3.7. 
n. i The .- exp 
(gV/KT term should be substituted with the ND 2 
expression p 
ND 
+n 
' .2 exp 
(qQ/KT))1 
ND 
42 
(equation 3.1. ) 
(Injection in both high and low injection regimes) 
. 
Also in high level injection the effective minority carrier 
diffusion coefficient for a , collector current is enhanced due to 
the creation of a potential gradient down the minority carrier 
v 
profile. 
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JL-D Tý Lc ral re- ýýJecýýoý current 
ýeýs, ýý, ý 
L° q'! ppp dx 
Jn -q1. ßn nE+ qDn dx 
Where Jn is the current due to electron transport across the base. 
for the case considered Ja-* 0, therefore 
KT " qµ. nE = qDn 
dn Dn = q- 
(Einstein relation) in 
n 
E_-,. {'r 1 do 
"qn dx 
assuming do dQ 
dx dx 
and n-p+ND 
E. _ 
-KT 1 
qp+ ND dx 
substituting for E in equation for hole c'zrrent 
do) JL"qJpp(iqp 
+1N °C qDP dx D. Ix 
-P dP +D dP q (Dp"p + ND dx P dzý 
JLD kP (2-- D Lqpp+ ND 
When p ND 
dP 
x 
JL = _qDP a- 
As 'injection increase to case where p ND 
dP JL _qDP 2 
The base current component of the upward npn due to the reinjection 
caused by pnp saturation is then 
ip p 
(- 
-+-. 
ND 
IL -WbNDL" FGC 
. 
%. 
where p. 
(ND2 + n. 
2 
exp (qv/KT)+ - 
ND) 
423.1. 
and FG = 
Wb 
+ 
WEPI Wb 
Wb+x. 2- ii() xj Wb+W1) 
2 
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3.2.5. Depletion Region Recombination 
The upward I2L npn transistor in comparison to the downward 
operated device has a large emitter junction area and a large 
junction perimeter. These geometric factors severely degrade 
the low current gain performance, and as a result increase the 
value of the lowest power at which the gate will operate. The 
depletion region recombination current associated with the emitter 
area is w 
Irec = qAJ Udx 
0 
A3 is junction area, WD is depletion layer width, U is the depletion region 
recombination rate. 
For the case to be considered assume single level traps, 
equal hole and electron capture cross-sections, and thermal 
velocities. From Shockley Read Hall (22). 
2 
U6 Yth N 
Pay - ni 
n+p + 2ni cosh(Et 
Ei) 
KT 
As most effective traps are near energy Ei 
Pn - nit 
wi N th t n+p + tai 
substituting It, - IA 6 V±h Nt) 
Where is low injection mi ority carrier lifetime. 
pn-ni 
p+n + 2n. 
6= capture cross-section of electrons and holes 
Vth = carrier thermal velocities 
Nt = density of recombination centres. 
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pn = n12 exp (qV/KT) 
1 n12(exp(gV/KT) - 1) 3.10. U= `ý n+p + äii 
For a given forward bias U is maximised when the denominator in 
equation 3.10. is minimised, nl is effectively a constant and 
product np is constant. For minimum d(p + n) =0 
dp = -dn = pn 
2 
p 
p=n 
This condition exists at the position in the depletion layer 
where the intrinsic Fermi level is mid-way between the hole and 
electron quasi Fermi levels. 
P=n=i exp (qv/2KT) 
Substitution into 3.10, 
gives maximum recombination rate as 
I nl(exp(gV/KT)-- 1) max 
'2 exp qV2KT+1 
If 
v KT 
q 
I2T, ni exp(gV/2XT ) max 
Approximating the recombination rate in the depletion layer 
by U gives max 
Irec =ý. 
n1 W exp(gV/2KT)AJ 
2 q;; Z 
as *the recombination current in depletion region where 
W= depletion layer width 
Ar junction area. 
b 
0 
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3.2.6. Surface Depletion Reimion Recombination 
Using similar arguments to those for the area term, the 
surface (i. e. where depletion region intersects silicon-silicon 
dioxide interface) depletion region recombiration can be written as 
ISR -2q3 ni W exp(qV/2KT) P 
S= surface recombination in depletion layer 
W= depletion layer width 
P= junction perimeter 
Experimentally it is found that the surface depletion region 
recombination is many orders of magnitude larger than the area 
depletion region recombination. (see Appendix 1). Thus in 
injection analysis the area terms will be omitted. 
3.3. EXTENSIONS TO THEORETICAL CONSIDERATIONS 
The previously presented analyses form the bases of the 
understanding of the I2L device. However, certain parts of the 
analysis need modifying to include the following specific 
effects not included in these basic observations. 
3.3.1. The Effect of InjectionýLevel on Recombination 
The models proposed for the epitaxial and base surface 
recombination assume a single level Shockley Read Hall, 
(22) 
mechanism. In low injection this is correct.. 
U ý- 
P 
U is recombination rate, 
'P is excess carrier concentration and 
is: characteristic lifetime. In general 
. 59. 
6 6n Vth NT (pn - nit) 
U=n (n + nl exp t i)/YT) + 6p (-pi-ni ex(Ei 
Et)/KT ) 
6 
p, n= 
hole and electron capture cross-sections 
Vth = thermal velocity 
Nt, = concentration of recombination centres 
Et = energy level of recombination centre in band gap. 
Two simplifying assumptions will be made in order to 
produce a manageable solution, hole and electron capture cross- 
sections will be assumed equal, and the energy level of 
the reco; bination centre is assumed to be mid gap, i. e. Et = E. 
This assumption maximises U. 
Hence 6 Vth NT (Pn - n12) 
II 
p+n+2ni 
which gives wi N th t "1L 
2 
U: _ 
"p 
+n+ 2n 
For cases under consideration terms in. ni are ignored as they 
are small in comparison to the others. 
U-1 - 't p+n 
Using equation 3.1. and invoking charge neutrality, the 
recombination rate in the epitaxial region of the 12L 
device 
becomes 
n12 exp (q /KT) 
1ý3.11. II = `L 2(ND2/4 + nit exp(gV/KT))r 
p. (ND 2/4 + n12 exp(gV/KT))+ - Ný2 3.1. 
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n= (ND2/4 +n12 exp(qv/KT))+ + N/2 
In the low injection approximation P <n 
Then U-Pý-, 
In order to be corrected for injection level ^6-must be 
modified by some factor, thus 
U 
From equation 3.11. 
2((ND2/4 + n12 exp(qV/KT))t - IT/2) 
(ND2/4 + n12exp(gV/YT) 2 
n12 exp(qV/KT) 
Figure 3.8. shows R as ,a 
function of Vbe for ND =6x 1015 At 
cm 
3. From low injection to high injection for this case U 
halves, or it could be considered that doubles. It should be 
pointed out that this particular solution is only the simplest 
possible and the recombination parameters are likely to be much 
more complicated in real devices. 
0 
3.3.2. The effect of injection level and majority carrier 
currents on effective diffusion coefficients in epitaxy. 
Implicit in the derivations for equation 3.4. (injected 
current into epitaxy plus buried N+) is that there is no field 
in the epitaxial region of the 1 
2L device. This is not necessarily 
so, however, a rigorous analytic solution to this problem is 
unfortunately not obtainable. Hertlett (25) has derived a 
solution for the field distribution in the low doped region of 
a P+IM 
+ diode, unfortunately this solution cannot be transferred 
to the 12L case. Chou (17) has developed a computer aided 
. 62. 
analysis of the low doped region of a P+NN+ diode and 
quantitative information is obtainable for this source, 
although care is necessary for correct interpretation. 
This injection model of current flow into the epitaxy 
ignored the effect of the electron current transversing the 
epitaxy in order to maintain the injections into the base 
diffused regions. To describe the gross behaviour of the 
field in the epitaxy, let 
Jn =a Jp 
that is electron and hole currents in a given element of the 
device are related by factor 'a' and Jn and Jp are constant 
across epitaxy. 
Jn=q En + qD,; dx 
d Jp =q lp p-q Dp 
dx 
Invoking charge neutrality and making the assumption that hole 
and electron gradients are equal 
Jn=qýnE(p+ND}+qD 
ddx 
P=q 
p p-gDp 
d' 
dx 
a. - 2.5ý pn 
and Einstein relationship 
2. + a_1. 
q 
E -q dx pa)AP2.5lipP+ND 
Jq Dp 
(5P'+2.5r1D) 
P (a-2.5 p-2.5ND) 
11 
rý. 
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The function X= 5P + 2.5ND 
a-2.5 P-2.5ND 
is shown in Figures 3.9a, b for 'a' = 1,10, and 100. 
The case 'a' =1 corresponds to the regions bf the device covered 
by base oxide. The case 'a' = 100 corresponds to the region 
under a collector. In oxide covered regions the epitaxial 
field results in a gradual increase in effective diffusion 
coefficient with injection, whilst under collectors there is an 
apparent changing of the sign of the hole gradient with increased 
injection. This result has been partially confirmed by a 
Cummel Poon type model (26) of the I2L gate in which a= 10. 
The hole gradient changed sign near the buried 
e interface 
as injection increased. Values of 'a' greater than 10 
resulted in the model failing to converge at biases needed to 
observe the effect. 
Although the hole gradient changes sign in the epitaxy 
under the collector, the hole current flow is still in the same 
sense as volume recombination and buried IT+ recombination will 
only be changed in detail. The significance of this change in 
sign is most manifest on the upward collector current. In 
effect the base region under the collector has been swept out 
to the buried N+ interface. 
' 3.3.3" Injection Effects on diffusion coefficient and 
mobility-intercarrier scattering. 
Chou (17) has shown that the assumption of constant 
mobility with changing injection level is unable to explain the 
behaviour of a P+NN+ diode. Fletcher (18) in an early publication, 
0 
. 66. 
suggested that the well laiown impurity (coulombic) and lattice 
(phonon) scattering mechanisms were inadequate to describe the 
mobility of minority carriers, and that effects due to carrier 
collisions should be included in nobility calculations. 
Adopting a similar nomenclature to Chou (17) mobility is 
described by the following: 
PL= lattice scattering component of motility 
I= impurity scattering component of mobility 
P 
np 
intercarrier scattering component of mobility 
p= (/-k-1 + t'I-1 + Pnp-1) -1 
I 
AL is obtained from the experimental data (2,7). For. 
there are two possible treatments: 
(1) Rutherford scattering treatment by Conwell and 
Weisskopf (28). 
(2) Quantum mechanical treatment of Brooks (; 29). 
Agreement between these two results is close, and as the 
treatment by Conwell and Weisskopf is easier for calculation 
purposes this has been adopted as an expedient. 
0 
Forjt the expressioxi of Gammel and Scharfetter is used 
(30). 
We have therefore: - 
JULn = 2.1 x 109 T 
2.5 
cm2/V. s. 
/"'Lp = 2.3 x 109 T 
2.7 
cm2/V. s. 
2 1f E 2( U)3/2 22 r_I q 
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=2x 1017 T3/2 
(np)ý" ln(1 + 8.28x108 T2(np)-1/3S-1cmU 
V. s. 
np 
Figures 3.10. show the effect of impurity level and injection 
level upon minority carrier diffusion coefficient. This result 
shows the dramatic effect intercarrier scattering has on diffusion 
coefficient for low doped regions. Even under moderate injection, 
diffusion currents will be seriously modified. 
3.3.4. Effect of finite base resistance on the I2L gate 
The base current of the 1 
2L device is supplied to one end 
of the base land. As base current is increased this results in 
a progressive debiassing of the base towards that part most remote 
from the injector. Figure 3.11. shows a simple equivalent 
"" circuit representation of a four collector 1 
2L 
gate. Using 
this sort of scheme representing the base as a distributed 
resistance with suitable distributed loss diodes to represent 
the base current, an accurate representation of the multicollector 
2 1L gate is possible. - . In the solutions tried in this work it '' 
was found necessary to increase the number of points in the 
distributed network near to the injector; this is because this 
is the region of most rapidly changing bias. 
A consequence of the debiasing of the base land is that 
the collector nearest the injector has a gain 
/u 
which 
can increase rapidly at high base currents whilst the remote 
collector gain falls rapidly as it is deprived of most of its 
base drive current. 
A consequence of this debiasing, which is analogous to 
current crowding in downward transistorsis that at high 
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current most of the active charge, i. e. that charge associated 
with injectionýis stored in that part of the device nearest the 
injector. 
3.3.5. Heavy doping effects on band-gyp narrowing 
Implicit in most calculations of minority carrier injection 
levels are the assumptions of: - 
(1) Non degeneracy 
(2) Validity of Boltzmann statistics, 
Both these assumptions are questionable in relationship to the 
higher doped regions of the I2L gate. The consequence of 
ignoring the effect of these approximations is that the magnitude 
of current flow into those regions in which the approximations 
are not valid can be several orders of magnitude too large. 
The effects of heavy doping have been studied by several authors, 
31,32,33. The conclusion from the published work is that 
as doping is increased, discrete impurity levels in the energy 
gap are replaced by a continuous energy band, This results in 
a narrowing of the band gap. (Figure 3.12). This reduction- 
of the band gap causes an increase in the minority carrier 
concentrations, which corresponds to an effective reduction 
in doping density. Calculations have been made by the author using an 
approximation to the relationships presented by Mock and van 
Overstraten, and the experimental treatment of Slotboom and 
De Graaf (32,33). This treatment is used to calculate minority 
carrier levels using an effective intrinsic carrier concen- 
tration as a function of doping level, 
s, 
. 72. 
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Without the concepts of heavy doping it is difficult to 
match observed experimental results to calculation without 
invoking very short minority carrier lifetimes (high 
recombination) in regions like the buried N+. However, 
experimental results are such that the lifetime in the buried N+ 
of Process III devices is large enough (20nS) to allow 
significant carrier transport and hence collection at the 
buried e substrate interface. Further aspects of heavy 
doping are considered in Appendix 1. 
3.3.6. Effective epitaxial doping and ' surface acciammulation 
of the lateral pnp base. 
The magnitude of the lateral re-injection current 
I 
component of the total I2L gate base current is heavily 
dependent on the value of the epitaxy doping in the base region 
of the lateral pnp transistor. As well as factors determining 
the minority carrier transport across this lateral pnp base, 
effects such as surface recombination in the lateral base 
must be adequately described. 
The epitaxy doping of the Process III I2L gate is 
effected by many phenomena. In addition to the intentional 
phosphorus doping added to the growing layer there is buried 
e 
up diffusion as a consequence of post epitaxy heat treatments, 
auto doping of the epitaxial layer by arsenic from the 
buried e diffusion (34) and the segragation of the epitaxy 
dopants at the epitaxy surface due to post epitaxial 
oxidation (35. ) Phosphorus is more soluble in silicon than 
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silicon dioxide, thus some dopant which was in silicon consumed 
in oxidation segregates back into the remaining silicon. Figure 
3.13 shows the profile of segregated phosphorus as a result of 
Process III post epitaxy heat treatments. Figure 3.14 shows 
buried N+ up diffusion in epitaxy and the buried N+ substrate 
diffusion. This data was obtained using a mercury Schottky 
capacitance voltage probe, bevel and stain, junction depth 
measurements, and interpolation using the data of Irvin (36). 
The above described doping profiles relate to the impurity 
atoms in the host silicon lattice. However, the charge in the 
passivating silicon diode also effects the electron (majority 
carrier) concentration close to the epitaxy surface. The 
charge associated with the silicon dioxide layer (which is 
usually positive), - if we assume equilibrium and no net 
current flow into the oxide surface, - induces an equal 
and opposite charge in the silicon. The distribution of the 
charge in the silicon can be calculated as follows: 
Since: - 
3= g4"EN(xi+qDn 
dN x) 
d- =0 
where N(x) is the function describing the induced electron 
density in the silicon 
and E -KT 
I dN(x) 
qN x) dx 
Using Poisson's equation 
d2V = l=-( 
dx2 CO 6r 
3.12 
.. 77. 
where (' (x) is the charge density = -N(x)q in this case 
"d 2V -N x 
"-=3.13 . dx2 E0 Er dx 
From 3.12 dE = KT d1 dN x 
dx q dx Nx day 
dE _ -KT 1 d2N x). -12 dN x 
2' 3.14 
dx qNx2N x) 
( 
d$ dx 
equating 3.13 and 3.14. 
2 
N(x) 
N1x 
(c _ 
L)) 
- Nix 
2=p3.15 
6o Er 
if NSS is the oxide charge density, then the solution of 3.15 is 
N(x) =2- 
KT Eo Er 
q2 
Eo Er+2 
q NSS 
This function is shown in Figure 3.15 for typical oxide 
parameters. The effect of this charge accummulation and the 
dopant segregation is to keep minority carriers away from the 
silicon surface. Thus surface recombination in the lateral 
pnp base is unlilcely and no experimental evidence exists for 
supposing that it is a significant component of lateral'pnp 
base current. The other consequence of this non-uniformity 
of. epitaxial doping is that epitaxial doping is higher than the 
intentional doping and a true average doping is necessary 
for current calculations. An accurate calculation of the 
p 
10 
10 
ncm 
10ý 
101 
101 
j, 
. 78. 
19 Finure 3.15 
18 
Profile of mirrored accumulated 
charge in Silicon Surface for 
Qss 
All charge mirrored into 
Silicon 23°C. 
7. 
6 
5` 
1014 
0 
., 
0.05 0.1 0.15 
Zum 
. 79.. 
current in the lateral base is possible using an extension to 
the treatment of Moll and Ross (37 ). 
The collected current (IC) is given by: 
IC 
qn. 2 DA 
_i exp 
(gVlxr) 
_ .. -ý 
N dx 
0 
Where WB is the integral of the base doping. Sectioning 
JN dx 
0 
the lase. into filaments of uniform doping parallel to the 
silicon surface yields the following for re-injection current 
- -formula: - 
X- + WE 
2D dy exp (gVIKT) qn A 
Ndx 
0 
3.4. COLLECTOR CURRENT OF THE I2L GATE 
The collector current of the I2L gate is most simply 
derived by considering extensions to the treatments proposed by 
Moll and Ross (37), commencing with the hole and electron 
current equations for the region between emitter diffusion and 
epitaxy. - 
Jn-q nE +q Dn 
p= of qDp dx- 
0 
. 80. 
As the device is an npn transistor assume: - 
Jp this is valid for the intrinsic base region of 
the 12L gate i. e. the` region below shallow N+ diffusion, 
if Jp -} 0 
Ch +n dp) Jq( 
dx p dx 
J^ 2Dn dn Assuming Dn constant 
np dx 
We' WB 
Pý = _q 
D (npý 
. dx S 
ýx 
1 0no 
at x=0, 
no Po 
= n12 exp qV/KT at x= WB 'no po =0 
W 
pdx = qDn nit exp (qv/i 
Jn 
and gDn. n12 exp (qv/KT 
nW 
pdx 
o 
In section 3.3.2. it was shown that the effective base region 
in conditions where there is a large majority carrier current, 
would be swept out from the base across the low doped epitaxy 
to the buried e boundary. The hole density in ibis region 
must be added to the integral of the base hole concentration. 
WB SPdx 
=W NAdx 
+ no ." 
WBJ 
+ Po . WE 
02 
where no is the injected electron level at the base edge 
and we assume that charge neutrality prevails and excess 
electrons fall to zero at collector junction ; 
(shallow N+). 
Po is hole concentration at the epitaxy base junction and 
I 
. 81. 
we assume negligible recombination in the epitaxy. As the 
base is formed by diffusion the acceptor and donor concentrations 
on either side of the base epitaxy depletion region will be 
approximately equal, i. e. 
po t, \- n0 
and WW 
dx = 'VAdx + po. (WE + 
WB) 5 
-2 
N2 
+ n2 exp (qV/KT 2- 
ND Prom equation 3.1. 
where po =4i2 
Figure 3.16 shows plots of the calculated value of IC v. Vbe 
for an 1 
2L 
collector. 
An experimental observation on Process III (Chapter 6,. 
Appendix 1) is that in the medium injection regime downward in 
is controlled by integrated base doping. For a given base bias 
current is essentilly constant between devices from different 
slices. 
dI 
B 
gn12 D exp qV/KT .1 
d= (NA dx IBO exp qV XT 
gnl2 D1 
ý'NAdx IBO 
2 
as IBO is constant and contains q and nl 
d_D1 NA O constant 
D= (1d 
. constant SNAB 
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The integrated base doping is the sarge for the downward and 
upward transistor. If an average value is assigned to D, Ad can 
be used to specify base integrated doping for the upward 
transistor. (u and (I d are related in Process III I2L by 
a common base doping. In Process Da similar relationship 
was found. 
3.5. CALCULATED RESULTS 
The various phenomena which determine the magnitudes 
of the injected currents in the I2L gate structure have been 
described in the previous part of this chapter. Using these 
2 
equations the upward gain characteristics of IL gates manu- 
factured on three different silicon bipolar processes have been 
calculated, using a computer programme. The processes are: 
Plessey's Process III -a shallow diffused high speed 
process (fT k- 2 GHz ) 
Process D' - an 'industry standard' process 
(base junction depth 2.5r in, 
10)m epitax, 300 MHz fT). 
Process H' -a high voltage process 
specifically designed to implement 
bipolar functions operating from 
a fifty volt supply. 
These processes are discussed in detail in Appendices 1 and 2. 
3.5.1. Process III Calculated Results 
Figure 3.17 shows the calculated results for 
Au 
v IB of 
a four collector gate, the characteristics of the collector 
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nearest and most remote from the injector are shown. The 
effect of varying the epitaxy thiclmess (base buried N+ 
clearance), on the gain is also shown. These results relate 
to the device for which experimental results are presented 
in Chapter 5, Figure 5.1. 
Using these techniques it is possible to investigate 
the effect of changing parameters such as surface geometry, 
doping levels, recombination rates etc. 
As the lateral re-injection current is a large component 
of base current the effect of changing this component on 
total device performance is of special interest. Figure 3.18 
shows the effect of changing the drawn base width of the lateral 
transistor. This result is substantiated by experiment. 
The Pu v IB characteristic of the device appears to be 
partitioned into two regions, high and low current behaviour. 
The low current behaviour is dominated by depletion 
region recombination. The initial high current behaviour 
of the collector nearest the injector is controlled by current 
crowding effects which proportionately increases the base 
current for that collector. At very high currents 
!ý rolls off due to high level injection conditions in the 
epitazy. The high current behaviour of the remoto 
collector appears to be dominated by base current starvation 
due to current crowding, that is resistive debia. sing. 
The value of Pu was shown to be dependent on 
P d. 
With the previously developed relationships for base current 
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it is possible to calculate the dependency of (u on epi (base- 
buried N+ clearance) and (S d. The hole component of base 
current in I2L'is dependent on WEPI from two effects: 
volume recombination in the epitaxy and two dimensional 
current flow associated with lateral re-injection. Figure 
3.19 shows Ou at medium currents as a function of WEPT for 
various values of 
( d. Figure 3.20 shows a similar 
relationship but this figure assumes the lateral re-injection 
to be invariant. This result shows clearly that the 
dependence of 
(3 
u on WEPT is dominated by the lateral 
re-injection component of base current. Volume recombination 
in the epitaxy is small compared to other components. 
Electron current lost in oxide covered base regions and 
hole current in buried N+ are assumed invariant in these 
calculations. 
In Chapter 6 it is-shown that the collector base 
breakdown voltage BVCBO is related to WEPI. This relation- 
ship is shown on Figure 3.19. If the downward gain of the 
npn transistor and BVCBO are ! mown it it possible to estimate 
the gain of the upward transistor. These relation: hips. are 
of significant importance in establishing the compromises for 
12L on a particular process. For example is TTL compatibility 
compatible with 12L operation? 
3.5.2. Process D Calculated Results 
The calculated results for ßu v IB of a four collector 
Process D I2L gate are shown in Figure 3.21 für collectors 
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near and most remote from the injector shown. The effect 
of varying the epitaxy thickness on the 
ßu 
characteristic 
is also shown. Figure 3.22 shows the effect of varying 
the lateral pnp base width. The characteristic shown in 
Figure 3.21 corresponds to the device whose experimental 
characteristics are shown in Chapter 6, Figure 5-12. 
The mjor parametric difference introduced into the 
Process D calculation was the value of surface depletion 
layer recombination velocity. The Process D device is 
manufactured on (111) orientated silicon as opposed to 
Process III (100> . As no experimental values of 
surface recombination velocity were available an arbitrary 
value of three-times the Process III value was used 
(see 37, 
p. 342). 
The base sheet resistivity of Process D is approximately 
ore third that of Process III; this with the geometry of the 
Process D device, results in significantly less resistive 
debiasing. This is shown in a comparison of Process D 
Process III high current roll-offs for near and remote 
collectors. 
3.5.3. High Voltage Process Calculated Results 
The mask set designed for use with the Process D I2L 
was used to investigate high voltage process I2L. In order 
to calculate the high voltage I2L characteristics a device 
geometry identical to that of the Process D device was used. 
The calculated results were obtained before any devices had 
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been fabricated. Figure 3.23 shows two calculated results. The results 
of initial calculations before the fabrication of actual devices, clearly 
indicate that I2L on this process will not function7as Pu is not larger 
than two. When more. accurate data became available as a consequence 
of experimental device investigations, the characteristic was re-calculated, 
and this resulted in a closer fit with experiment (see figure 5.14). 
The calculations could be made to agree closer with experiment by suitable 
`manipulation of such parameters as lifetimes and effective dopings etc. 
However this is not the point of the excercise which is to demonstrate 
that the mechanisms controlling device behaviour are understood. 
The results for the high voltage I2L gate show that a structure similar to 
that used for Process D is unsuitable. A design excercise using the 
previously described relationships and the computer program was undertaken. 
The results from this are shown in Figure 3.24. A device with suitable 
characteristics for I2L operation. This device is described in Appendix 2. 
At this time the proposed structure has not been manufactured. 
3.6 Discussion. 
The mechanisms controlling the D. C. characteristics of the 1 
2L 
gate have 
been described. New expressions have been developed to describe these 
major. effects. Although these expressions are subject to a number of 
. simplifying approximations 
in their derivations, the calculated behaviour 
of the device (see Ch 5) is in close agreement with experimental observations. 
This is verified for results from three different processes. 
2 The gain of the IL device in the upward mode is shown to 
f, 
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be dependent on recombination in the epitaxy, surface 
recombination in'the base, the lateral re-injection current (which 
in turn is dependent on epitaxy thickness and lateral pnp base 
width). The gain is also shown to be dependent on the 
integrated doping in the intrinsic base region. 
The high current operation of the devices is shown to be 
heavily dependent on resistive debiasing/current crowding 
effects. 
The debiasing causes an initial increase in gain for the 
collector nearest the injector and a loss gain for the 
remote collector as the device moves into the high current 
regime. These effects are felt on a proportional basis 
for the 'second and third' collector. 
. 97. 
CHAPTER 4 
SWITCHING THEORY OF 12L GATES 
4.1. INTRODUCTION 
The D. C. behaviour of the I2L gate has been described 
in the preceding chapter. The object of this chapter is to 
describe the switching theory of the I2L gate. The switching 
characteristics of the I2L gate are heavily dependent on its 
D. C. behaviour, debiasing, injected carrier profiles, etc. 
The results for the D. C. characteristics will be used to 
assist in the explanation of the switching behaviour. 
As an introduction a brief summary of the available 
published works will be gLven. 
4.2. THEORIES OF WEIDMANN AND BERGER 
Weidmann and Berger (12) and Berger 
(14) use an Ebers 
Moll terminal model to simulate the switching delay characteristic 
of an IL device. The switching delay is shown to consist of 
2 
two parts: - 
Part 1. The extrinsic delay tde due to depletion, stray and 
load capacitances. 
Part 2. The intrinsic tdl delay due to minority carrier storage 
in the device. 
The extrinsic delay is inversely proportional to the. 
charging current available, and thus approximately inversely 
proportional to the supplied D. C. power and injector current. 
The intrinsic delay does not depend-on the available charging 
current, and is constant with supplied power. 
. 98. 
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The extrinsic delay is approximated by: 
tde 1 ZCv eff 4V 
2I 
0 
where .Cv eff is the total effective node capacitance 
and QV is logic swing. The components of Z, Cv eff 
are estimated by calculating the total charge variation 
on a node during a logic swing. 
The intrinsic delay is shown to be dependent on the 
magnitudes of upward and downward gain and emitter time 
constant (ratio of charge stored in the device to emitter 
current). 
The nature of the relationship between switching-delay and 
charging current is that shown in Figure 4.1. with the inset 
representing the simple equivalent circuit in the extrinsic 
delay regime. 
Berger and Weidmann's calculations predict that tdi 
increases with increasing 
p 
u. However, in their discussion 
they point out that this is'not necessarily so and, in fact, 
Berger (14) presents experimental evidence which shows that 
tdi decreases with increasing ý ue u was increased by 
extending shallow 
n drive-in time. However Berger says 
that with this procedure Tdi could be further decreased by 
decreasing (3 u. This was achieved by increasing the 
lateral re-injection current of the pnp injector transistor. 
4.3. THEORIES OF KLAASEN 
Klaasen (15) in a paper on the device physics of I2L 
0 
. 100. 
gives a treatment of the switching of the I2L gate which is 
based on the structure of the device. The switching delay 
is given as the sum of the charging delay associated with 
depletion and stray capacitance plus a component due to 
minority carrier storage. The delay associated with the 
depletion capacitance is derived in a similar way to that 
of Weidmann and Berger. 
However the delay associated with minority carrier 
storage is treated using charge control theory. Klassen 
develops an expression for peak fT of the 1 
2L 
gate and 
relates intrinsic delay to this fT 
Using charge control theory (39) angular cut off 
frequency WT can be defined as 
WT = Ic 
Q TOTAL 
where IG is the collector current and Q TOTAL is the total 
charge stored in the transistor. 
Using the treatment of Moll and Ross (37) 
D 4.1. 
_ 
NA x 
where ,, is the collector used. 
Klaasen says t1lat the major portion of the stored minority 
carrier charge, is that due to hole transport across the 
epitaxy. In Chapter 3 it was shown that carrier level at 
the buried N epitaxy interface is nearly the sarre as that 
at the depletion edge, as a consequence of high carrier 
lifetime in the epitaxy. This means that dP f- 0 at the 
dx 
0 
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junction. The total minority carrier stored charge is then 
QT `- q nit (exp qV/KT 
)., WEPI 
4.2. 
NDEPI 
Where AB is the base land area, WES is base buried 
e 
clearance. 
Using equations 4.1. and 4.2. in the expression for WT we have 
W Ac Dn NDEPI 
T AB 
WEPI ýNA dx 4.3. 
Although this expression gives an intuitive insight into the 
factors limiting maximum cut-off frequency, it is inadequate 
in detail. The equations for collector current derived in 
Chapter 3 section 3.4 was: - 
, 
Ic -qn, 
2 Dn (exp (qv/KT))Ac 4.3(b) 
NA dx + Po (WB/ + WEPT. 
2 
and the charge stored. is 
QTOTAL po , A. B 
WEPA q+ Depletion 
capacitance compone , nts 
4.3(c) 
Po = (N 2, n. 
2 
ezp (gVIKT))ý - NDEP 
PZ 4I2 
(AB WEpE = effective volume to include lateral pnp storage) 
Using the above relationships an improvement to Klaasenns 
predictions is achieved. which enables an accurate calculation 
of cut-off frequency. 
Having developed his expression for cut-off frequency 
Klaasen then produced the following transcendental equation 
for intrinsic delay 
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tdi = `eff in 
2 tdi + (. effI 
1 
eff - (2 `YfT 
i_ 
Where ' eff1 is the effective hole lifetime in the epilayer. 
Under condition that tdi c2T eff1 
tdi n' 
ý2 
A r"fT 
In practical structures tau and fT are interrelated in such 
a way as to make the ratio 
ßu /fT vary inversely with 
i. e. tdi decreases as 
(3 increases. 
4.4. RESULTS OF OTHER WORKERS AND IMPLICATIONS OF WEIDMANN, BERCER 
AND KEAASEN ANALYSIS 
TI publications of Weidmann and Berger and F. M. Klaasen 
are very comprehensive and cover the major parts of 1 
2L 
theory. Most of the remaining publications on 1 
2L detail 
experimental results with not much reference to theory. 
A paper by Shinozaki et al of Toshiba (40) shows that 
minimum gate delay tdi"is proportional to 
%(u 
, 
tdl 
ü 
for large 
ýý_. 
This result offers an interesting comparison 
with that of Klaasen. fT is nearly linearly relates To 
ýtk, 
if both are changed by modifying the integrated base 
doping. Thus Klaasen's result could be interpreted as 
t ýýrz di ý u. 
The intrinsic delay analysis of Weidmann and Berger predicts 
that tis approximately proportional to 
pu (interpreting 
from data). However, e (emitter time constant) is 
. 103. 
proportional to 1/t 
U. 
The implications of these predictions 
for the real I2L device is extremely subtle, 
In the-I2L gate, upward gain 
ýu 
can be changed by either: 
iý altering collector current by changing integrated base 
doping, keeping base current constant, 
or ii) by changing base current keeping collector current 
constant. 
Similarly cut-off frequency or intrinsic switching speed 
can be modified by either: 
i) changing the amount of stored charge in the gate 
(which is associated with base current 
or ii) modifying the current available, to control the 
stored charge, i. e. collector current. 
Obviously (u and intrinsic switching speed are interrelated. 
Berger and Weidmann suggest that switching speed could be 
improved by decreasing the lateral base width of the injector 
transistor. This reduces 
(u 
which according to their 
analysis will decrease switching speed. However, the charge 
stored in the saturated lateral transistor is a significant part 
of the total charge storage and decreasing the lateral 
base width by an amount significant enough to modify 
ýu 
results in appreciable change in stored charge and thus 
switching speed. 
4.5. GENERAL SWITCHING THEORY 
4.5.1. 
0 
De 
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FIGURE 4.2. 
Circuit used to calculate Rate delay in the constant power-delay product regime. 
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The switching delay of an 1 
2L 
gate in its low power 
operating condition is dominated by the junction depletion 
region capacitances associated with the base epitaxy 
junction and the base collector (i. e. emitter diffusion 
of downward transistor) junctions of the npn device, (this 
region of operation was previously defined as the extrinsic 
region). 
The capacitance which has to be charged at a gate input is 
made up of the following components: 
1) the emitter base capacitance of the gate. 
2) the fan-out capacitance of the gate, i. e. the total 
capacitance of the collectors on that gate, plus the 
input capacitance of the following gates. 
3ý the fan-in capacitance of the gate, i. e. the total number 
of collectors pulling the input of the gate. 
In order to facilitate understanding of the extrinsic 
switching delay tde, Figure 4.2 shows a hypothetical logic 
circuit and tde is defined as half the time required for 
the transition of T3 to the on state and T4, T5 and T6 
collectors to the edge of conduction. The sequence being 
initiated by the instantaneous switch on of T3. 
The analysis is as follows: The delay period is split 
into two components, t1 the time required to bring T3 
from the off condition to the edge of conduction, and t2 the 
time from T3 collectors conducting until T4, T5, T6 
collectors are brought to the edge of conduction (i. e. nearly off) 
. 106. 
Therefore tde = 
tI + t2 
2 
It is assumed as an initial condition that T1 is off 
and T2 is suddenly switched off, then the base current of T3 
has to charge the emitter base capacitance (Ceb) and the 
collector base capacitances (3 Ccb) through Vbe to bring 
T3 to the edge of conduction. Furthermore Ccb of Tý and T2 
must also be charged through this potential. T3 collectors 
are at a Vbe at t=0, and the base is at VCe sat (`ý 0v) 
and at the edge of conduction, collectors and base are at 
a Vbe, that is Vcb = 0. Collectors of TI and T2 are at 
VCe sat. at t=0 and at a Vbe when T3 collectors are at 
the edge of conduction. 
The base current ib in T3 is given by the following 
equation: 
Q= ib tI _ (n Ccb +c cb 
+)v vbe 
t= ((m + n) Ccb +Ceb) 
Vb 4.1. 
lb 
using the general case n= numbers of collectors per gate. 
(fan-out) 
m= fan-yin of that gate, 
and assuming linear charging with voltage. 
When T3 starts to conduct its collectors are capable of 
sinking a current 
(u 2-b However the collector must change 
the charge in its collector base capacitance Ccb and the 
injectors of T4, T5 and T6 are still functioning. Thus in the 
time interval t2 the collectors of T3 are effectively 
capable of sinking current ic given by 
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lc - 
Pu (lb 
- Ccbybe) - ib 
t2 
from the connected gates. 
The capacitive term arises in this manner because the 
4.2. 
current to change the charge must be supplied via the base. 
In order to bring T4, T5 and T6 to the edge of conduction 
the charge which must be removed from their respective 
capacitances is 
(ceb +n Ccb) Vbe 4.3. 
This charge is removed in time t2 hence 
lc = (Ceb +'n Ccb) vbe 4.4. 
2 t2 
Eliminating is from equations 4.2.. and 4.4. 
t2 =( Ceb + (n + 
f5 
u) Ceb) Vbe 4.5. 
u-1)ib 
Now tde =2 (tl + t2) 
_ 
(ceb + (n+ (J U) C) cb 
v 
be +V be 
(n 
.+ m) 
Ccb + Ceb 
Pu lb ?b 
t= 
vbe ýu Ceb + (1 +n+m- m) Ccb de 2ib Pü) OU 
4.6.. 
Equation 4.6. can be used to describe gate delay as a function 
of device parameters. 
,. 
Using the approximation 
C 
effective 
V2 "kV 
C(v) dV = m-C(o) 
VI 
0 
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b 
where Ceffective is the effective depletion capacitance 
C(v) =C(o) 0-V)4 
1 
C(v) depletion capacitance as a function of applied voltage 
V and C(o) is the zero bias depletion capacitance 
V 
Ceffective - V2 V1 C(o (1 - ýpV dV 
V ~B 
1 
_-2BC0 _V 
V2 
2- 
ý V1 1v 
for emitter base junction, V2 -%- . BJ$ and V1 is zero. In B 
which case 
Ceffective 
^- 1.3, Ceb(0) 
The collector base capacitance moves through twice the logic 
swing assuming a transition from - . 80B to 0.88B. 
Using the 
above treatment but separating the integral into components 
- .8 to zero and zero to . 84 the effective depletion 
capacitance as derived from change in stored charge on the 
collector base junction is: 
2.3 Ccb (0) 
Substituting into equation 4.6. 
eb 0+ 
(1 +n+m-m)1.15 CCb(o) tde ^- 
vbe 6u 
. 65 C( 
- Cb u'1 au 
4.7. 
' ý6 
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In Chapter 2 expressions were derived for the power 
consumption of a1 
2L 
gate in the on and off state. Assuming 
a system in which an equal number of gates are in each state, 
then the average power consumption P is (transient power is assumed zero) 
P=4 (Power on + Power off) 
From Chapter 2 
Power consumption of a gate switch in the 'off' condition = 
vinj 111 
Power consumption of a gate switched on = 
Vii "1 11 
(1 
- oC n oll 
((n +1) -r no(cl) 
1-nad Oyu 
_-: 
If v for both cases is invariant the average power consumption P is 
ini , I11 (1 - 
°CnOei((11 + 1) - n°Cd) 4.8. 
2 (1 -rid t(u) 
The base current of the I? L gate is äI11. Combining 
equations 4.7 and 4.8 gives the power delay product P"D 
of an I2L gate is: - 
PD_ -Vbe- 
Yinj Pu 
. 65 Ceb(o) + 
(1 +n +'m -m1.15 Ccb(o) 
ACn (Pu--1) Fu 
((h + 1) - nod d) 4.9. 
21 -notd 'u 
Simplification of 4.9 is obviously possible with detailed 
knowledge of a given process. 
The simple case switching of the I2L gate in the regime 
dominated by depletion capacitance charge storage has been 
described. An expression for gate delay has been developed, 
. 110. 
This expression shows gate delay to be simply dependent on 
depletion capacitance and the available base current. Power 
delay product is minimised by maximising the pnp oC n.. 
The expression 4.9. shows that power delay product increases 
as Vbe and Vint increase. Thus even if other parameters 
are constant power delay product increases with speed of 
operation. 
4.5.2. Switching in constant delay region (Intrinsic delay 
The maximum gate delay of the 1 
2L device is limited by 
minority carrier storage effects in the epitaxy. A reasonable 
understanding of I2L switching in this regime is possible using 
a charge control technique. (See ref. 38, p 327 for an 
introduction to charge control analysis). For this 
analysis the gate delay is divided into the following components 
tr rise time, time for devices to switch from off state 
to the edge of saturation. 
is storage time, time to remove all stored charge 
in the device when switching gate off. Switching 
the gate from saturation to the edge of active 
operation. 
tf fall time, time to switch gate from the edge of 
active region to off : state. 
. 112. 
(no page 111) 
Consider the switching cycle of T1 Figure 4.3. 
at t=oa base current ib is applied to its base. The 
collector. current of T1 =o at t=o. After the risetime 
period tr the base current of TI = ib but now its 
collector current IC = ib, as the injector pnp of T2 is 
identical to that of T,. The device (T1) is now saturated, 
if switch-off of T2 commences. This is the beginning of 
the storage time interval, ts. At the beginning of 
the storage time period Ic = ib at the end of this period 
Iý = ib 
For the fall-time the initial collector current is 
i 
b and the final is zero. 
pu 
In conventional downward transistors the emitter 
stored charge is neglected. However, in I2L the epitaxy 
stored charge is in the emitter of the upward operated 
device. Although this stored charge is in the emitter 
of the device it is important to realise that it is a 
consequence of base current, and can thus be incorporated 
into the total base current. 
The following charge control relationship are assumed 
" 
'eE 
= Q'B 
IE 
%-. QB 
BI 
B 
IC 
0 
I It 
. 
iLlS 
x 
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, rvTt 
T T T i 2 
H 
3 
lb b b 
Circuit used to calculate intrinsic gate delay. 
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QB - stored charge associated with the base of the device 
Q, 
- time constant with subscript denoting region and the 
basic charge control relationship is 
d+ 
Rise time t 
r 
ib =d 
QT 
+ 
4'B C? fi total charge storage dt 1: B in device 
manipulating and multiplying by d IC 
d Ic 
-_1_ : dt 
QB = d4, - q0 
integrating for limits set for risetime described earlier 
Ic 
dIc 
tr 
ob LB od Ic. 
noting that QB Ic and that dQ, r =1 
It 
T. dIc = ýT dt 
o 'b-Ic 
Fu- 
at the end of the rise time period Ic = ib in I2L 
Then tr .=ßu in u 4.10 
T (3 u-1 
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Storage times is 
In saturation the collector base and emitter base junctions 
are forward biased, This results in an excess charge being 
stored in the device. Further as the effective gain of the 
device has been reduced due to the action of the now operating 
inverse transistor the Vbe on the emitter base of the device 
is increased in order that the collector may sink the full 
load current. In normal planar devices (downward mode) the 
forward biasing of the collector junction in saturation results 
in a significant charge being produced in the collector body. 
This region is usually relatively lowly doped. In I2L 
operation the conventional regions have been transposed. The 
forward biasing of the collector (emitter diffusion) which 
is heavily doped results in only a small addition to the total 
stored charge. The major increase in the stored charges 
occurs in the epitaxy and base regions. 
Figure 4.4. shows schematic representation of the minority 
carrier densities in the saturatUci I2L device. In, areas 
of base with no collectors, excess electrons 
0 
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are stored. However, in most cases of interest only the 
low doped region of the epitaxy are of significance for 
minority carrier storage because; 
1). Volume of this region is large in comparison to 
" other charge storage regions 
2) Minority carrier densities are inversely pro- 0 
portional to doping levels and epitaxy is the lowest 
doped region. 
It should be noted that the charge stored in the base of the 
lateral pnp injector transistor is the next most significant 
minority carrier storage, as the region has similar doping 
to the epitaxy beneath the base land. , 
The volume of this 
region is smaller than that of the low doped epitaxy, 
but it may become significant in 1 
2L 
structures wLth very thin 
epitaxy. 
If Q. and Q$ are the emitter and base charges necessary 
. 117. 
to bring the device to the edge of saturation and QES, 
QBS and %S are the total stored charge in the device in the 
emitter base and collector regions respectively in saturation 
then QBX, the excess stored charge is given by 
QBX=OTS+QBS+ QCS ` (Q + QB 
Storage time is is the time to reduce QBX to zero. If IB1 
is the base current necessary to maintain the device in 
saturation and IB is the base current necessary to bring the 
device to the edge of saturation, then the excess base 
current in saturation IBR_is given by 
IBX _ I$ý IB 
the storage time constant is then 
dQBX 
= 
QBx 
sd IB IBX 
Dividing QBS into components QBSF and QBSI due to forward 
and inverse actions of the device 
Q TOTAL = BSF + QES + 'BSI + 
9CS 
1 
SF and QES correspond to the stored charge in the forward 
direction as a result of saturation and QBSI and QCs 
correspond to the stored charge in the inverse direction as a 
. 118. 
result of saturation. The forward emitter current associated 
with QBSF and QES is IF and the inverse current' associated with 
t3SI and 
Qcs is II 
II = IIp + IIn 
IIn is electron current injected into the base 
IIp is hole current injected into the collector 
s~ 
ýR 
= 
(QES + QBSF) + QBSI + "CS 
(QB + QE) 
IBX IBX 
substituting for time constants 
'E, 'B 
and 
AC 
as defined 
initially 
AC 
s 
ýX =I (`EIF + `EI IIn + "CS 
I IPA 
IB BX 
cr- 
EI is inverse emitter time constant. 
Sunstituting otd for inverse common base gain and cv- u 
for forward 
common base gain 
0d 
IIn In 
IIn+IIp I 
IIn =C/- II 
IIP 
= (1-Od)II 
IB1 = (1 -0ý u) II, + 
(1 mod) II 
=0 -°u) IE. 
(1 -ýu) 
(IF 
.- 
IE) + (1 - °td)I1 
IC OuTE - cu IF -II 
0 
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IF - IE = II 
cu 
IBX = (1 - °(u) II + 
Cý u 
= II (1 -ä o) 
°C u 
(i 
- 
°x d) II 
, es Lu 
ot 
F+I Otd II +; S II 
(1-«d)- 
`"; IE I 1- d °ý u) 
u CE 
II 
+ YEI°'C d II + ACS II (1-.. (Xd) 
II (1- o&d O(u) L, oC u 
'r- 
E+ EI °ýu d +' 4ýu (1 - °ýd)rký CS 
(1-d0 u) 1- ad «u) 
For the 1 2L device the time constant of the collector is that 
of the downward emitter and as this region has a low volume and a 
high doping little minority carrier storage takes place. The 
downward cut-off frequency of planar transistors is usually in 
excess of several hundred megahertz, and therefore 
CC 
CS must be 
small and can be neglected in the expression for'rs,. 
Also we can make the assumption that the time constants 
'YE 
and 
TIEI 
are nearly equal, as both relate to stored emitter 
charge in the low doped epitaxy region. We can write therefore: 
Of' 
ti M1+ 
du °<d) 4.11 
s ý-E 1- au ZZ d 
Now, in the storage time interval 
I 'B + 
(ýBX 
+i+ d'BX 
B ýB dt dt s 
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and, the storage time interval ends when QBX = 0. In 
this time interval dQB =0 by definition. In I2L a gate in 
dt 
saturation is switched off by a previous I2L gate. In 
figure 4.3-assume that T1 is switched on abruptly and 
in turn switches off T2, the collector T, draws a current 
üb and 
the injector of T2 is continuously supplý-ing ib. 
Thus the net current removed from the base of T2 is 
b 
.°.. ib 
(1 
_u). = 
Qß 
+. 
QBX 
+ 
dQBX 
ýB `ýs dt 
IC 
+ 
QBX 
+ 
dUX 
FUdt 
dä X= lb (i - u) - 
IC Q'BX 
Pu ty" 
taking reciprocals, multiplying by dýBX and integrating over 
the storage time interval we obtain 
O 
1 dt. = dIRý 
äc 
ib(1-pu)-IC - Q'BX 4.12 
a 
d iBX tu 
1b b 
FU 
ib is base current at the edge of saturation. 
Pu 
IBX is the excess base current 'flowing in the storage time interval 
. 121. 
dQBR 
= 
IBX 
By charge control definitions in storage time interval the 
excess base current is as follows: 
QM 
= 
IBX 
eys 
Substituting into 4.12 and integrating (noting that Ic = ib 
inI2L) 2 
u is = In (pu2_ ßu+ 1) 
4.13 
Equation 4.11 gives an approximate expression for 
% if 
we put, ad = 1. _ 
In real structures this is justified 
since an overestimate error of less than 10% is introduced 
into the storage time constant. That is storage time 
constant is less than that calculated. For most purposes this 
is acceptable. We can write an approximate expression for ts: 
t= 
ACE 
14u In 
ßu2 
81 -°-u u- 
Ou 1 
Using the relationships 
qE 
=RB IE=IC 
1)ýC QB 
IE IC 
E= 0'u 
"'CC 
and t8 = 
"CC 
u 
(1 + °4u)µ In u2 T 
u2-pu+1ý 
0 
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To first approximation 
1 ('ý ) 
C_ WT IC 
2 
Hence is O (1 +a u) In +T 3u x 1) 
4.14 
Fall time tf 
The fall time if the I2L gate may be calculated in a 
similar manner to the rise time. In the fall-time period 
the device is in active operation 
QB dQB 
IB /YB + dt 
dQB IB 
dt dt 2B 
making the reciprocal multiplying by dIC and integrating 
tf 
at E 
dQ = 
dI 
IB e`B 
Jc 
I 0 
II inI2L =QB C_1 cb Ic "ET t'° 
tf o 
. 
c{ dI 
d 
dIý 
Ib 
o ibu 
b 
(Pu 
- 1) as in, storage time, case 
dI 
n- (i T 
i 
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t 
ýu 
In 
PU 2- pu 
+ 4.15 f WT ßu2 
-vü 
Gate delay tdi is half the time taken to switch the device 
from on to off 
tdi =- 
(tr + is + tf 
Combining 4.10,4.14 and 4.15 gives: 
dl t_u In +'Qu In 
u 
(ýyT ýu - 1) 20T 
kp 
u_u+1 
4.16 
4.5.3. Effect of base resistance on Intrinsic delay 
The base of the I2L gate can be represented as a 
distributed network (Figure 4.5). The base resistance 
results in a different high current gain characteristic 
for the collectors nearest and most remote from the injector 
(Chapter 3, Figure 3.17). This difference in gain 
affects the intrinsic delay of a collector on an I2L gate. 
If ib is the base current injected by the injector then 
let the base current arriving at a collector remote from the 
injector be n ib. Now that collector has to sink the 
whole of the base current of the gate it is driving for all 
the collectors of that gate to be switched off. Thus the 
. 124. 
collector current for the collector with nib base current 
must be i b" . 
Applying these conditions to the solution 
for gate rise time in the manner used to derive equation 
4.10 results in the following for gate rise time 
t 
Ou 
lnPU' 1 r WT un4.17 
The collector remote from the injector received less base 
current, therefore it is not so heavily saturated as the 
collectors near to the injector. Thus storage time is 
reduced. 
For similar collectors on successive gates the storage 
time can be estimated as follows. 
The base current arriving under a remote collector is 
nib and at the edge of saturation it is -b/ p u, The re t 
current removed from the saturated gate is nib minus the 
current demanded by the following gate's collector, nib 
ý u" 
For similar gates the current removed is then 
nib (1 
-ß u) 
Equation 4.12 becomes 
ot 
d IBX s dt 
lb (1 - u) -I-I 
dQBX 
b-ib c BX dIBX 
Fo 
PU 
0 
4.18 
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a2 
is =u+ 
Pu) 
In u '7n 
,r(. u- u+ 
) 4.19. 
In the fall time period the effective base current 
removed from a gate drive-in by 'a collector in a, similar 
configuration is nib (1 - 
Pu) 
as in the storage time case. 
The fall tine is then given as follows: 
tf 
1' 
. 
dt o dl 
d' _ 
dI 
Ib Ic 
0c Ic FU 
Ic = Ib = 
nib (1 - ßu) 
t In 
ßu2 
- 
ßu +14.20 
fW2 Tp J- 
ýu 
Combining equations 4.17,4.19 and 4.20 gives the following 
for intrinsic delay 
ty 
ýu 
in u2 + 
ßu2 
In u2 
T, 
r(u-1u-1 n) u+1) 
(u 
-ýßu +1/n) 
4.21. 
This expression (4.21) is plotted in Figure 4.6 (normalised 
to(DT) for various values of 
n. To a first approximation 
the ratio of the injected base current to the base current 
arriving at a collector can be estimated from the ratio of 
the measured gain of the collector, under consideration to the 
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gain of the collector nearest the injector. This assumes 
that the intrinsic gain of each collector is identical and 
the observed values of gain is due to the different amounts 
of base current arriving at the collectors, the first 
collector nearest the injector seeirg all the base current. 
As n decreases, implying more debiasing, tdi 
increases. ' =1 corresponds to equation 4.16, i. e. no 
debiasing. The effect of debiasing becomes more significant 
as 
ßu decreases. With low ýu the device has long 
rise and fall times and short storage times. As 
Pu 
increases rise and fall times tend to decrease and storage 
time increases. The 1 2L gate suffers from R. C. charging 
delays associated with the distributed nature of the device. 
However, these effects appear small compared with effects 
associated withloss in effective gain 
(ß u) due to 
debiasing. 
Figure 4.6 indicates that tdl is insensitive to 
ßu 
over a large range of Au values. This appears to be in 
contradiction to the results of Klaa. sen, Weidmann and 
Berger etc. which show tdi to increase with increasing 
( 
u. 
The effect of modifications to 
ßu 
on tdi is felt most 
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strongly through the consequent changes inW . If 
PU 
is increased by a reduction in any of the base current 
components the associated charge storage increases. 
To first approximation take any component of base current 
J_qD do 
dx x =_o (i. e zero electric field) 
if do is reduced, stored electrons 
dx 
l 
increase (see Figure 4.7. ) 
(u can be increased by reducing the intrinsic base 
integrated doping 
C 
NB dz 
4, i 
T dlc. c`. Ic 
dQT IT 
Ac Dn' ND EPI . 
w . 
3. 4 
EPI SNB dx 
Increasing u in this way increases WT and consequently 
decreases tdi. 
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These results are in close agreement with those quoted 
earlier, and the derived treatments are considerably easier 
to manage and give considerable physical irnieit into the 
switching operation of the I2L gate. Figure 4.8 shows the 
calculated minimum gate delay (tdi), plotted against base 
buried N+ clearance WEPT, with Pd as. a parameter for a 
Process III four collector I2L gate. 
In Chapter 3 it was shown that 
ýu 
could be calculated 
from d and WEPT The delay is the calculated value 
for the collector nearest the injector, using equations 4.3. and 4.21. 
Figure 4.8. has been found to have considerable experi- 
mental validity on Process III and has been observed to- 
predict chip to chip variations across a single wafer. 
The expressions also predict the behaviour of I2L on the 
deep junction process, Process D. 
In Chapter 6 it is shown that collector base breakdown 
voltage BVCBO is dependent on base-buried N+ clearance W 1. 
This relationship is shown on Figure 4.8. Thus 
ßd 
and 
BVCBO can be used to estimate tdi and also help to establish 
process compromises, such as whether a required breakdown voltage 
in the downward mode is compatible with a, specified gate delay. 
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TITCMTTQCTATT 
The switching operation of the I2L gate has been 
described in the constant power delay product and constant 
delay regimes. In the constant power delay product (tde) 
regime (equations 4.7 and 4.9) delay is shown to be primarily 
dependent on depletion capacitance and injector pnp 
common base current gain. The smallest junction areas and 
narrowest pnp base width produce the lowest values of power 
delay product. 
In the constant delay region (tdi equation 4.21) a high 
collector to base area ratio is required to minimise delay. 
The intrinsic delay requires a high 
(3 
u and low base 
resistance for optimum performance. Thus the requirements 
for optimum power delay product and low intrinsic delay 
require certain compromises. 
Decreasing junction areas tends to decrease junction 
area ratios 'AC/ 
-. 
A reduction in pnp base width will 
B 
increase pnp oC and reducep u by increasing the lateral pnp 
re-injection current component of npn base current. Furthermore 
this will increase the frequency response,, by reduction in 
. 133. 
charge storage associated with the lateral re-injection. 
This is provided that 
(u 
does not fall below where P (A u) 
in Figure 4.6. increases. With the derived expressions 
it is thus possible to investigate the compromises for 
the implementation of I2L on a particular process. These 
compromises include downward mode parameters such as 
d and BVCBO and establish whether a set of requirements 
for power delay product, intrinsic delay, d and BVCBO 
are mutually exclusive. Thus one can decide whether a 
circuit requiring both I2L and conventional components 
is feasible. 
.' 
0 
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' CHAPTERR 5 
EXPERIMENTAL OBSERVATIONS ON I2L 
5.1. INTRODUCTION 
An extensive theoretical analysis of 1 
2L has been 
presented. We will now show how these treatments have real 
meaning and offer considerable insight into the operation of 
the 1 2L in both DC and switching mode operation. The 
theory will be compared with experiment against a number of 
technologies which are significantly different. Details of 
the test masks used for these measurements are given in 
Appendices 4,5 and 6. 
5.2. PROCESS III EXPERIMENTAL RESULTS 
5.2.1. D. C. Operation 
The basic Process III 1 2L gate'is shown in Appendix 1. 
The gate has 12 x 14 }m shallow 
n diffusions acting as multiple 
collectors, and a4 
, 
Fm (as drawn) lateral pnp base width. 
Typical gain characteristics for a four collector gate are shown 
in Figure 5.1. The characteristics of the nearest and most 
remote collectors to the injector are detailed. The second 
and third collectors have characteristics between those shown. 
The characteristic shows clearly the effect of debiasing 
between the first and most remote collector on the gate. 
Weidmann and Berger structures (14) have been used to 
analyse the various components of injected current. The 
results for room temperature (20°C) are shown in Figure 5.2. 
In Chapter 3 it was stated that the downward gain 
ýd (see 
Figure3.19). 
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Table 5.1. 
Pd BVCBOu u 
xpt. Calc. 
50 10 1.7 1.65 
80 6 
2.5 
. 
2.1 
100 7 
4 3.6 
120 15 
3 3.7 
180 866, 
250 10 8.5 8.7 
Experimental values of 
_pd 
BVCBO and Pu for various Process III batches. 
This table of results is best understood if interpreted with figure 3.119- 
BV 
CBO 
is used to estimate the width of the low doped epitaxial region WEPT. 
J3d is a measure of integrated base doping (section 3.4). Thus Ju can be 
calculated from Fd and WEPT if other parameters such as surface 
recombination velocity are considered invariant. 
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and BVCBO could be used to predict Pu in the medium injection 
regime. Table 5. "1 lists experimental values of Pu, Pd and 
BVCBO for various Process III batches, together with the calculated 
value of Pu from pd and BVCBO. 
These results are in close agreement with the relationships predicted. 
Various process modifications have been tried to 
improve u. Several values of buried I`1+ resistivity have 
been used (30,10 and 5 ohms per square), thus changing 
total buried e doping by a factor five. Careful analysis 
of these results (summarised in Figure 5.3) showed that only 
the IR drop associated with the resistance between the gate 
under test and the buried N+ contact was modified. 
The surface state density modifies the surface 
recombination velocity which is an important factor affecting 
transistor gain. Experiments to establish the optimum surface 
anneal/sinter at post metallisation, showed that a forming gas 
(10% H2 in N2) sinter at 4250C resulted in a significant low 
current gain improvement for the downward transistor and an 
overall gain improvement for the upward transistor. 
Unfortunately in Process III, the titaniur/aluminium 
metallisation system does not naturally result in a 
reduction of surface recombination velocity, as in the 
aluminium system. - 
Figure 5.4. shows the Ic' Ib Ybe characteristics of a 
lateral pnp in which the total transistor surface is covered 
by metallisation, thus denying the sinter/anneal ambient 
access to the silicon/silicon dioxide interface. However, 
. 140. 
contact resistance is improved thus reducing the high current 
Vbe, Low current gain characteristics are unaltered 
by the sinter/anneal treatment. 
Further aspects of device characterisation are given 
in Appendix 1. Sintering effects are further discussed 
in Chapter 7. 
5.3. POWER DELAY PRODUCT MEASURED ON PROCESS III, RING OSCILLATOR. 
Ring Oscillators (odd number of inverters connected in 
a feedback ring) are not the ideal device for measuring 
the power delay product and minimum gate delay of any logic 
family. They usually represent the simplest logic function 
with minimum fan-in and fan-out. There is the danger that the 
full logic transition has not been made with a ring oscillator 
containing a small number of gates. Thus ring oscillators 
may give an optimistic figure of power-delay product and minimum 
gate delay. However, 'given these reservations the ring 
oscillator is still a very useful device and can readily 
yield information on such aspects of device operation, as 
geometry dependence of gate delay, and the dependence of gate 
delay on fan-out. 
Very large ring oscillators (99 and 223 gates) have 
shown that the nine and seven gate ring oscillators giver an 
accurate representation of gate delay and the error due 
to 
incomplete logic swings is less than 5%. 
5.3.1. Single collector 'Ring Oscillators 
Figure 5.5. shows measured power delay characteristics 
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for a single collector ring oscillator fabricated on Process III. 
The characteristics show the effect of changing lateral pnp 
base width which modified n and 04 i. Reducing the 
lateral pnp base width increases xn and i. In Chapter 4 it 
was shown that the power-delay product is proportional to 
1/11Cn. Minimum gate delay is determined by charge storage, 
and after the component due to epitaxy storage, the storage in 
the lateral pnp is the most significant component. Reduced 
pnp base width results in increased °ýj and a reduction in 
charge storage. Thus reduced pnp base width results in 
both an improved power delay product and decreased minimum 
gate delay. 
Oen and «i can be maximised by extending the 
injector diffusion along the side of the base land as far as 
possible. These extensions are unmetallised and do not 
affect gate packing density. The additional characteristics 
in Figure 5.5 show a comparison of single collector ring 
oscillators with and without these interdigitated injectors 
(A and B respectively). These results clearly show the 
effect the injector pnp has on both power delay produced and 
minimum gate delay. 
5.3.2. Multi collector Ring Oscillators 
The single collector ring oscillator described the basic 
switching operation of the I2L gate, however in order. to 
implement logic, using I2L it is necessary to use a multi-collector 
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gate. The following results show the effects of using a 
multi-collector gate. 
In Chapter 4 the basic relationships controlling power 
delay product and minimum gate delay were established. 
The power delay product was shown to be dependent on the 
total depletion capacitance, which is controlled by gate area. 
A two collector gate has approximately twice the base 
and collector area of a single collector gate, a three 
collector gate three times, and a four collector gate 
four times etc. 
In Chapter 4 the minimum gate delay was shown to be 
dependent on the collector to base area ratio, stored charge 
being proportional to base area and collector current 
proportional to collector area. Figure 5.6. shows a 
comparison of a single and four collector ring oscillators 
from mask WT45 (see Appendix 3 ). The four collector 
device uses the collector nearest the injector and the base 
contact is adjacent to the injector on both devices. These 
experimental results clearly show the power delay product is 
proportional to gate fan out and minimum gate delay is 
proportional to the collector base area ratio. 
5.3.3. Differential Gate delay on multi-collector pates 
Experimental and theoretical evidence has been presented 
previously (Chapters 3,4, and 5) which shows the effect 
of debiasing on D. C. current gain of a multi collector 
0 
. 145. 
I2L gate. The collector remote from the injector receives 
less drive than that nearest to the injector under 
conditions of large base current and hence has a smaller 
N. ßu 
effects switching performance of the 12L gate 
as was shown theoretically in Chapter 4. Figure 5.7 shows 
the power delay characteristics for a number of four collector 
gate ring oscillators. The interconnection of the gates is 
shown in. Figure. - 5.8. Case 1 is a ring oscillator with 
the base contact and collector adjacent to the injector. 
Case 2 is a ring oscillator with the base contact adjacent 
to the injector and the feedback collector is the most remote 
from the collector. Case 3 is a ring oscillator with the 
base contact between the third and fourth (most remote) 
collector, and the remote collector is that in the feedback 
network. In Case 1 the collector has the highest gain 
as a result of minimum debiasing. Furthermore the base 
current of the following stage is extracted near to that 
current point of entry to the base land. This results in 
the whole base being switched in each transition. The second 
case shows the. effect of debiasing of the base. The collector 
is required to sink the whole current entering the base land, 
whilst the debiasing has resulted in it receiving far less 
base drive at high currents 
than the portion it received at low 
currents. As a result it takes a longer time to remove 
all the charge accummulated in the gate it is driving. 
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On Process III this can result in a 5: 1 ratio in minimum 
gate delay, 
Case 3 produces an apparently surprising result. The 
power delay characteristic is essentially identical to 
that of Case 1. With the base contact located close to 
the remote collector, this collector-is switched off as 
soon as the collector current in the previous gate reaches 
a value sufficient to sink the base current arriving at it, 
and does not need to wait for the charge in the whole of 
the preceedirg gate to be removed. That isthe remote 
collector is switched off before the others. In this way 
the signal propagates at essentially the same speed 
achieved in Case 1. This is a consequence of debiasing. 
Although the structure oscillates true 1 
2L 
action is not 
taking place since the collectors between the base 
contact and injector are capable of sinking part of a base 
current when the remote collector is turned off. 
These results are in agreement with the theoretical 
predictions of Chapter 4. 
This differential delay has serious consequences for 
synchronous systems, or where very high performance is required. 
There are several ways of mitigating this effect: 
a) Arrange the gates alongside the injector ( 41 
)" 
This solution severely degrades packing density as logic 
interconnection becomes difficult. 
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b) Increase the width of the base land whilst 
maintaining the collector size. This is 
undesirable as it results in a significant 
reduction of upward ft, which degrades the 
minimum gate delay and also reduces packing 
density. 
A solution implementable on Process III is the previously 
described interdigitated injector I2L gate. The injector 
may be extended down the entire length of the base land. 
5.3.3. Multi-collector ring oscillators using 
Interdigitated Injector 
Figure 5.8. shows a layout comparison of a standard and 
- interdigitated injector four collector I2L gate. Figure 5.9. 
shows simple equivalent circuit comparisons of the two 
techniques. This shows clearly that the base current is 
supplied via a distributed source in the interdigitated case. 
The power-delay characteristics of ring' oscillators 
fabricated using this technique are shown in Figure 5.10. 
The two cases of the collector nearest the main injector 
(Case 1) and that most remote from the main injector 
(Case 2) 
used in the feedback loop are compared. The base contact 
was adjacent to the main injector in both cases. The 
results are from devices from the same silicon slice as 
those presented earlier for standard multi-collector ring 
oscillators. The results show an improvement in power 
delay product over the standard structure as the Un of the 
injector has been improved. The best case minimum gate 
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delay is also improved as a consequence of reduced charge storage 
in the epitaxy. The differential gate delay between the first 
and fourth collectors has been reduced by at least a factor 
of 2. However, the minimum power of operation has been 
degraded. This is because the lateral re-injection component 
of the upward npn base current hds been increased by about 
a factor of 2. Thus the upward npn gain has been reduced. 
As /3 u is a strong function of current, the current giving" 
an upward gain large enough to sustain oscillation is also 
increased. 
5.4. SPEED POWER CHARACTERISTICS OF D-TYPE FLIP-FLOP FABRICATED 
ON PROCESS III 
Figure 1. % Chapter 1 showed the logic diagram of an I2L 
D-type flip-flop. Figures 5.11 a and ý show the characteristics 
of D-type flip-flops connected as a divide-by-two function. 
(ý output connected to data input). This is the D-type toggle, 
and the output frequency is half the clock frequency. In the 
toggle configuration the maximum operating frequency is six 
gate delays, for a symmetrical clock input. 
Case a) is a D-type fabricated using interdigitated injector 
and case b) is the standard gate configuration. This 
characteristic clearly shows the advantages of the interdigitated 
injector gate for high speed operation. The lower power delay 
product of the interdigitated gate is also evident as the 
interdigitated D-type operates at higher frequencies for a given 
power. The low power operation of the interdigitated D-type 
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is inferior to that of the standard gate as a consequence of 
degraded low current 
fu 
as mentioned in the case of inter- 
digitated ring oscillators. However, maximum speed of 
operation is increased from 1314Hz to 2014Hz. 
The observed characteristics of the interdigitated injector 
D-type flip-flop and ring oscillators demonstrate the validity 
of this approach for the reduction of differential gate 
delays and the improvement of maximum speed of operation. 
5.5. PROCESS D EJ ERMNTAL RESULTS 
5.5.1. D. C. Operation 
Experimental observations of ßu on Process D four collector 
I2L gates produced the characteristic observed in Figure 5.12. 
This characteristic shows less evidence of debiasing than the 
Process III gate. This is because the base resistance is 
approximately 200--/C] as against 500S- /Q for Process III, 
5.5.2. Power Delay Characteristics of Ring Oscillators 
fabricated on Process D. 
The Power Delay Characteristic of single and multi-collector 
ring oscillations fabricated on Plessey's Process D have been 
measured. These results, Figure 5-13, show a device 
with approximately an order of nagnitude inferior minimum gate 
delay to Process III structures and a three-fold increase in 
power delay product. These experimental results are in 
agreement with the derived theorotical relationships of 
Chapter 4. The power delay product is proportional ' to' junction 
area whilst minimum gate delay is proportional to epitaxy 
volume.. --The. observed differences in parameters between 
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Process D and. Process III 12 L verify the relationships, if 
correct doping$ are included in the calculations. 
The differential delay between the collector nearest 
and most remote from the injector is shown to be reduced as 
compared to Process III I2L. This is a direct consequence 
of the reduced de-biasing on the D Process as evidenced 
from the D. C. gain characteristics. 
5.6 Process H Experimental Results. 
5.6.1 D. C. Operation. 
Calculations of upward gain for likely process H gate structures 
2 
indicated it was unlikely to be sufficient for IL operation. 
A number of process H batches of the test mask used to evaluate process D 
were produced-f, typical experimental gain characteristic of the four 
collector gate is shown in Fig. 5.14. Maximum pu is of the order of 1.5, 
this agrees closely with the calculated value shown in Fig 3.23, and is 
too small for the operation of IL circuits. Alternative gate structures 
2 
suitable for process H have been proposed (Appendix 2 Fig A2.2). 
However, these gates have yet to be fabricated. 
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DISCUSSION 
The previously developed I2L theory has predicted that 
gain (ß u) is dependent on processing and geometric factors, 
and on surface recombination rate, lateral re-injection and 
base collector area ratio. The experimental evidence supports 
these assertions, since both surface recombination and lateral 
reinjection have been shown to modify gain. From the presented 
ßu 
data it is evident that if two collectors an 'used in 
parallel the effective gain is increased as the relationship 
between collector and base area predicts. 
The dynamic behaviour of the I2L gate is shown to be 
related to surface geometry in the manner predicted by theory. 
That is power delay product is proportional to junction 
capacitance and minimum gate delay is proportional to gate , 
} 
fan out, the volume of low doped epitaxy, and the upward 
collector current available to change the charge stored in 
the device. 
The differential delay between collectors' on an I2L gate 
is shown to be a consequence of D. C. debiasing, and that a more 
uniform distribution of base drive tends to reduce delay differences 
between collectors. 
Process III I2L has been sub jected by Elie author to a comprehensive 
characterisation exercise. The results of this exercise are 
presented in Appendix 1 which detail measured values of 
Process III I2L parameters. 
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CHAPTER 6 
PARAMETRIC RELATIONSHIP AND PROCESS CONTROL IN 1 2L 
INTRODUCTION 
The purpose of this chapter is to develop relationships 
between transistor parameters which will enable the rapid 
determination of 1 
2L 
gate parameters from downward transistor 
measurements. The relationships will also determine the 
'compatibility between normal mode operation and I2L performance. 
For example: are the gate delays required of a given I2L circuit 
compatible with the voltage requirements of peripheral 
conventional circuits? Although these relationships have been 
introduced in chapters 3,4 and 5 they are of such importance. 
and significance that they justify being collected together. 
The specific treatments given are for Process III; however the 
approach with suitable modification are applicable to any process. 
6.2. BREAKDOWN VOLTAGE ON-PROCESS III 
6.2.1. Radius of curvature effects and field' intensification. 
The breakdown voltage BV of a reverse biased one sided pn 
step junction in which the impact ionization process dominates 
is given by: 
BV = Crit 
W 6.1. 
2 
where 
e 
crit 
is the maximum allowable field and W is the width 
of the depletion region at this field. The maximum allowable 
field is the field at which carrier ionization occurs and a 
small increase in field results in a rapid increase in current. 
The value of 
acrit is dependent on electron and hole 
0 
4 
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ionization rates. 
For an abrupt one sided junction of background doping NB 
equation 6.1. becomes 
BV = 
s 
ýrit2 
2q NB 
where 
E= dielectric constant cf semiconductor. 
The simple introduction given above is not adequate 
6.2. 
to explain the observed experimental breakdown voltages on 
Process III. The real devices have graded junction, and most 
important, the junction perimeter has a radial diffusion front 
(radius equal to the junction depth). The corners of any 
diffusion window result in a diffusion front with a spherical 
surface. 
The effect of junction''curvature has been calculated (see 
ref, '42 page 121) and shown to. result in a field intensification 
and a consequent lowering: of breakdown voltage. 
In general this effect is more important than the graded 
doping especially on Process III which with its shallow 
diffusions gives a really abrupt doping profile. 
13/2 
(NB )-3/4 n+1+ 
'. /( 
'i) BV ti 60(x) 
.1 1016 
6.3. 
where Bg = Energy Gap of semiconductor 
n=I and 2 for cylindrical and spherical junctions 
respectively 
j/ 
zj diffusion junction depth 
W= depletion width at breakdown of a plain junction 
background dopm9 NB 
( after Sze ref. 42 page 121 ) 
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Putting typical values for Process III into equation 6.3. results in: 
BV = 25 to 35V 
Collector base breakdown voltages greater than these values 
are limited by junction curvature effects 
6.2.2. Reach Through 
Most epitaxial silicon devices include a heavily doped buried 
layer. If the distance between 
the junction and the Ne interface is smaller (Figure 6.1) than 
the depletion width at breakdown of a normal P+" N diode without 
the buried layer, additional potential builds up across the low 
doped N epitaxial region. Maximum field is attained earlier 
than the simple case without. N+. Assuming 
N+ýý N and WE )> Wcrit 
BV dx 
0 
E.. WE + (6max - c, 
WE 
2 
JIM 
WE 
+ 
WE 
xc 22 
now xc = 
Erit 
q 
ND WE . 6.4. 
. 'E "s 
from Poissons equation. 
Where Ec is the field at N N+ interface and 
F- 
crit 
is the value 
of 
( 
at breakdown. 
max . 
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2 
BV = 
Ecrit 
WE -q 
ND E 6.4. a. 
2ý3 
As a consequence of equation 6.3. values of BVCBO below 25V are 
controlled by the doping and thickness of the epitaxy. In 
Process III the P+ resistor diffusion used to contact base has 
a junction depth of 0.8 )im in comparison with 0.4 pm for the 
base and 0.6 pm for the intrinsic run-on base. This difference 
has to be taken into account when calculating BVCEO (see next section) 
6.2.3. Collector emitter Breakdown BVCEO 
The collector emitter breakdown voltage of an open circuited 
base transistor can be controlled by either the punch through or 
avalanche multiplication. For the latter case breakdown BVCEO 
can be calculat ed as follows: 
The collector current is the sum of the collector-base leakage 
plus the collected current, thus: 
Ic = ICBO + ac IE 
Now IC = IE = 'CEO and therefore, 
ICEO - ICBO + °C 'CEO 
'CEO = ICBO 
1 -04M 
The factor M is the collector multiplication factor da e to the 
effects of avalanche breakdown i. 38 ) 
M= 1ý 
1 -(BV CEO/ 
) 6.5. 
BVCBO 
where BVCBO is the true breakdown of that part of the collector 
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(no page 164) 
junction at the intrinsic base of the transistor. At BVCBO, ICEO 
becomes infinity. For this to happen 
oc M-1 
M_1 
Solving for BVCEO in 6.5. 
BVCEO -. BVCBO 
na 
r`-' BVCBO 
n %3d 
6.6. 
Where BVCBO in this case is defined by reach through to buried 1(F 
from the run-on base. And n is a factor approximately equal to 
4 for npn transistors on Process III, (38, p. 232) . 
In the alloy type transistor the collector emitter breakdown 
voltage can be punch through limited. This is when the expanding 
collector base depletion layer touches the emitter base depletion 
region. In the alloy transistor the collector base junction is 
approximately a one sided step junction with the base the lowly 
doped region. Then the punch through voltage Vpt is 
2 
Vpt = qN 
WB (from simple diode theory) 
2f3 
and BVCEO - Vpt + 
is built in voltage of the emitter 
base junction 
In an epitaxial transistor a similar phenomena can occur. 
as the depletion region in the epitaxy is pinned by the Buried , 
region. Once the lower edge of the depletion region reaches 
. 166. 
the buried e the depletion edge in the base itself will move 
towards the emitter. . 
In this case it is possible for the depletion 
region in the base to punch through to the emitter before 
avalanche occurs. 
For the punch through condition we must sum the voltages - 
across the base and epitaxial parts of the depletion region. 
In the base depletion region the voltage necessary for 
punch through is (assuming abrupt doping profiles for simplicity) 
2 
vNW 
base qAB6.7 26 
Using, the arguments which were, used to develop equation 6.4. a(Reach 
through), but now saying that the peak field is less. than 
" crit 
then the voltage developed across the epitaxy VE is, 
VE = 
EWE 
-q 
ND WE2 6.8. 
, 2( 
where is peak field. 
But using equation 6.1. =2 Verse q NW AB 
WB 
s 
_NW2 VE =q NA WB WE q 
2E 
E 6.9. 
S 
The'punch through voltage is then V base V base E 
2 
Vpt q 
NA WB2 
+q 
NA WB 
wE q- 
ND WE 6.10 
2r- g2 Cs 
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For the base of a 'real' transistor the simple approximation 
w 
NA WB BNA(x)dx 
can be made. Then o 
Vpt =q NA dx WB q 
NA dx WE 
2 C, c 
2 
_ 
ND WE 6.11 
q 2E 
Equations 6.4q, 6.6 and 6.11 therefore define all the 
primary breakdown voltage parameters for'the downward mode 
conventional npn device, These downward mode parameters are all 
shown to be dependent on epitaxial parameters, i. e. base 
buried e clearance and epitaxial doping. In chapters 3 and 4 
it was shown that these parameters have a dominant effect on the 
control of 1 
2L 
upward mode operation, both 
3u 
and minimum 
date delay. 
In chapter 3 the fact that upward and downward gain are 
related through a common dependence on integrated base doping 
was introduced. This fact enables the development of a 
comprehensive set of design criteria for I2L, which show the 
relationship between desired downward transistor characteristics 
and obtainable compatible I2L characteristics. 
Relationship between fl u and h 
It is'found experimentally on Process III that gain 
variations between batches and wafers is due mainly to 
variations in inie-grated base doping. This is illustrated in 
v 
10, 
. 168. PROCESS III DOWNWARD TPfiJISISTUR C0r'. PARIS011 
HIGII, LOIJ ßu DEVICES 
A 
1Ö-6 
B 
10-7 
1Ö-0 
Iamp 
10-1 
lo'to 
10-11 
10-12 
10-13 
IC 
IB 
HiD Gait Device 
B Low Gain Devi e 
100 200 300 400 500 
gybe 
my 
600 700 800 900 
Pf 
. 
II 
. 169. 
Fig. 6.2 which shows Vbe Ic Ib characteristics for two 
Process III npn transistors. The characteristics were 
obtained by measurement at the same time, but the devices were 
manufactured one year apart. These characteristics clearly 
show base currents to be virtually the same, whilst collector 
currents are very different. Thus the difference in ßd of 
these two devices is because the collector current of the 
devices is markedly different at a given Vbe whilst base 
current is not. 
Now in the medium injection regime 
I 
C 
Ib 
qn2 Dn exp qV/K'. T 
3d 
NA c! x 2 q ni Dn 
_ (NA dx 
As seen demonstrated inlFigure 6.2 
pd Dn 1 ýTAdx 
K 
q n. 2 D 
Now U=PN do exq 
(4V/KTýA 
1 
'BO exPgVKT 
1 
IB0 
6.12 
1 
IB exp qV KT 
Dn 
fT is the Gummel number ( 43 
In chapter 3 section 3.4. it was shown that the collector current 
of the I2L gate before the onset of high level injection is 
controlled by this parameter. Thus Gummel number controls 
collector current of the upward and downward transistor if 
Dn. is considered doping independent. The doping integral 
. 170. 
across the intrinsic base N1 dx is 
identical for both the SA 
upward and downward mode devices, with the limitations that 
depletion layers are not modified for upward downward, 
conversion and the device is not in high level"injection. 
Further if the average minority carrier diffusion 
coefficient in the base Dn is considered independent of mode 
of operation equation 6.12 can be transposed as follows: 
ýDn = 
ßdK 6.13 
Thus downward gain ßd can be used to specify Gummel number 
and 
ßu is thus dependent on ß d, as is shown in Figure 3.18. 
NOTE also that NAdx appears in equation 6.11, and 6.13 can 
be substituted into this relationship. 
Figure 6.3. shows the theoretical relationship between 
Ad BVCEO and BVCBO with the onset of punch through 
defined by the solution of equation 6.11 with the substitution 
of the gain dependency of-integrated base doping as defined 
by equation 6.13. 
In chapter 4 expressions for the intrinsic gate delay of the 
1 2L gate are derived. The value of intrinsic delay is shown to 
be heavily dependent on the common emitter angular cut-off 
Frequency (JT. 
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NOTE a more rigorous deriviation gives 
2 
W- ni 
n {exp (qV/KT ý. AC 
T= NA dx + Po WB/ 
2+ 
WEPI* TPoABWEPI 
from equation 4.3(b) and 4.3(c) where po is as defined in equation 
3.1. 
Equation 6.13 can be substituted into 4.3. or into the more 
rigorous derivations as developed in chapter 4. ThusLüT of the I2L 
device is related to the conventional downward mode gain (3d. 
Hence, from a knowledge of 
Ad 
and BEBO two major parameters of 
importance to I2L (ßu and tdi) operation can be estimated (Figure4.8). 
These relationships have been found to be valid for process III. (See 
tables 5.1 and 6.1 ) Confirmation has also been obtained using Process D as 
shown in table 6.2. Initial experiments on an ion-implanted shallow 
junction process at Plessey Caswell (process WV), which is similar in 
final structure to process III also tend to support the developed 
relationships. 
DISCUSSION 
In an extension of earlier theoritical treatments the relationship 
between I2L and conventional devices has been further developed. In 
particular, the major I2L parameter 
ßu 
and tdi are related to conventional 
device parameters (3 and Breakdown voltages). It is shown that the 
interdependance of the parameters results in device constraints 
if conventional transistors and I2L gates are to be included on the same 
chip. Graphical'representaions are given with which these constraints 
are easily estimated, and 
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(a) 
Table 6.1 
pd B Vbo tdi measured tdicalc. 
50 10 60ns 54ns 
80 6 21ns 22ns 
100 7 16ns 17ns 
120 15 25ns 23ns 
180 8 uns 10ns 
250 10 10ns 9ns 
Process III 
Experimental values of 3d BVcbo and minimum gate delay t di 
compared to predictions from described theory. 
pd BV 
cbo 
EV ceo pumeas Ducal tdj meas tdj calo 
70 64 23 1.4 1.2 240ns 200ns 
150 62 20 2.3 2.4 104ns 118ns 
200 59 17 3.8 3.7 81 ns 841ts 
me,, i o r, 
Process D 
Experimental values of ßd, BV bö , sand minimum gate 
delay tdl 
compared with predictions from described theory. 
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processing can be easily toleranced. 
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CHAPTER 7 
YIELD 
7.1. INTRODUCTION 
The first part of this work has been devoted to the 
development of a Physical understanding of the operation of 
the I2L gate. However, a major objective in the use of I2L 
is the production of LSI logic functions at commercial yields. 
This chapter is devoted to a description of the yield limiting 
phenomena which have been encountered in the manufacture of 
1 2L functions on Plessey's Bipolar Process III. The yield 
phenomena discussed here are those which result in 
catastrophic failure; parametric failure due to slight 
variations in the process is not discussed. The salient 
characterisation data for the Process is given in Appendix I. 
The catastrophic failure mechanisms discussed fall into 
two main categories, viz; 
1) mechanical failures associated with mask making 
and photoengraving etc. 
2) phenomena which result in an incorrect device structure; 
these effects include metallisation contact pitting, 
dopant penetration of masking oxides and collector 
emitter leakage, described as collector emitter 
- piping. 
The major failure mechanism encountered was without question 
the collector emitter piping. For this reason the work relating 
to the other failure mechanisms will be described first and the 
. 175. 
remainder of the chapter will be devoted to the description 
of collector emitter piping and associated phenomena. 
The chapter will therefore be partitioned into Processing 
Phenomena and Collector Emitter piping sections. "Piping" 
is a leakage path between the ccllector and emitter across 
the intrinsic base of the transistor. The pips region has 
the properties of an n-type material in the devices 
investigated and-piping is not associated with poor collector 
base or base emitter junctions. 
7.2. PROCESSING PHENOMENA 
7.2.1. Base Regrown Oxide 
The initial I2L development on Process III used a slight 
modification to the standard recut emitter variant of the Process 
(see Appendix 1). This process variant was little used for 
conventional circuits as the alternative bare emitter 
structures offer significant performance advantages for such 
techniques as emitter coupled logic. The recut emitter variant 
of Process III uses a 1O001 thermal regrown base oxide, whilst 
the bare variants have this oxide plus a 2O00Ä deposited oxide, 
malting 30008 total base oxide. 
During the emitter phosphorus diffusion (shallow N+) the 
upper part of the base oxide is converted to phosphorous glaze 
and the phosphorus diffuses into the base oxide in front of 
the phosphorous glaze. For a Process III shallow 
e heat 
cycle it is possible for the phosphorus to penetrate 90OR 
of base oxide. If the base oxide is 9003 or less in thickness 
. 176. 
the phosphorus penetrates to the base surface forming an n-type 
"skin" across the surface of the device resulting in I2L circuits 
with collector-collector leakage. 
Although it does not happen often, two batches were 
found to suffer from phosphorus penetration of the base 
oxide. As a result of this the base drive-in schedule was 
modified to grow a 12008 oxide. Since this modification this 
failure mechanism has not been observed. With the deposited 
oxide on the bare emitter Process III variants this is 
obviously unimportant. 
7.2.2. Photo-engraving, 
A number of problems have been encountered with the photo- 
engraving of 1 
2L 
circuits. The first difficulty discovered was 
the photoengraving of the 6x4 micron shallow 
e (I2L collector) 
contacts. Figure 7.1. shows photographs of similar areas of 
adjacent chips from an I2L wafer. The metallisation has been 
removed and it is fairly easy to see that some contact windows 
have not opened during contact etch. The problem was associated 
with two factors; the correct printing and developing of the 
photoresist (including exposure time) and little safety margin 
at contact etch. A small 'over etch' was added to the contact 
etch time: these procedures with improved inspection have 
eliminated the problem. 
The next problem associated *with photoengraving was finally 
traced to mask quality: Figure 7.2. shows an area of an 
1 2L circuit in which the base of a gate passes between a split 
(a) 
(b) 
z_, ýý _. 
ýr_ ... ýý.... 
FIGURE 7.1 ADJACENT CHIPS 
(a) Failure of 6x4 , arm contacts to print and etch 
(b) 6x4 Urn contacts printed and etched 
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FIGURE 7.3(b) 
CHRO! IE MASK MANUFACTURED USING 
DAVID 11ANN PATTERN GENERATOR 
Dark areas are chrome areas on mask, 
4 
these areas define windows in 
photoresist through which the oxide 
is etched. This is the P+ mask; 
the long strips in the centre are 
injectors and the adjacent 
rectangles define the "bases" of the 
I i1i' 
-' ="- 
I 
I 
I 
II 
gates where they face the injector. 
Isla 
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injector. The gate received its base current by injection 
from the two injector ends. The design clearance between 
the injector and gate is 4 "in this case this distance 
is less than 2 pm resulting in gate injector shorting. This 
effect was caused by defective mask making. Fig-are 7.3(a) 
shows the mask used to fabricate the device. This mask was 
manufactured using a convention artwork rubylith master 
(see ref. 1 for details of mask making technology). The 
master, however, was generated from a computer graphics system. 
The computer graphics system produces a magnetic tape with the 
information necessary to drive an automatic cutting rather 
than a manual cut-and-strip table. Figure 7.3(b) s: -, ows the 
same region on another mask produced from the same magnetic tape. 
In comparison with Figure 7.3(a) this mask shows a clear 
improvement in dimensional accuracy. The mask for Fig. 7.3(b) 
was manufactured using a David Mann pattern generator. In 
this system the mask pattern is obtained by exposing small 
portions of the circuit at a time onto an emulsion covered 
optical flat. This emulsion is approximately ten times 
the final size. The rubylith system which reduces -100 to 
500 times from the original artwork suffers from optical 
interference/diffraction problems at line edges during the 
Photo reduction process to final size. This results in the 
loss of dimensional accuracy observed in Figure 7.3(a). The 
problem only appears when adjacent windows are closely spaced 
and of the order 4 im or less apart. 
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7.2.3. Metallisation 
Process III is a shallow diffused process using <100> 
orientation silicon. This combination places a number of 
limitations on the metallisation technology. If pure 
aluminium is used during sinter (necessary to produce a low 
contact resistance), silicon diffuses into the aluminium in 
the contact regions leaving a void in the silicon (ref. 2). 
This void or 'pit' can be several microns deep. The 
aluminium also diffuses into the pit. On Process III with 
0.4 um emitter (shallow N+) junction depths, this results in 
an emitter-base short-circuit (Figure 7.4). The common solutions 
to this problem are either to include silicon in the 
aluminium deposition in sufficient concentration to prevent 
further diffusion from the silicon in the contact (i. e. 
pre-saturate to the solubility limit of the sinter temperature) 
or to interpose a barrier between the silicon and aluminium. 
This barrier layer prevents the aluminium and silicon 
coming into intimate contact. On Process III the barrier 
layer solution has been adopted and titanium is the material 
used. Process III uses. 3000ä of titanium and 60001 of aluminium. 
The titanium has other desirable properties such as excellent 
adhesion and increasing the metallisations resistance to electro- 
migration. 
However, this system does have a number of problems. First 
the titanium thickness must be above -a *certain minimum as 
aluminium titanium solid state inter-diffusion occurs during 
I 
(a) 
X490 
(b) 
FIGURE 7.4 MIET. ALLISATIGN PITS (SEMM) 
(a) ""etal edge (metal not removed) 
(b) In contact (metal removed) 
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sinter and if the sinter is too severe the titanium is no longer 
an effective barrier. The second problem is pinholes in the 
titanium which can occur if the wafer surface is not properly 
cleaned. An analysis of early Process III 1 
2L 
samples showed 
that the metallisation system was inadequate for large area 
circuits, A small but significant number of devices failed 
due to shalloci 
e- base (emitter - base) short circuits. (< 5%) 
The first approach to this problem was to red ce the 
sinter temperature from 500°C to 400°C. This was shown to 
cure the problem, contact resistance was a good as standard; 
however metal adhesion to the chip surface was poor and during 
bonding some pads lifted off the chip surface under a few 
grams stress. Increasing the sinter temperature to. 425°C 
recovered the metal adhesion and eliminated shallow N± base short - circuits. 
Contact resistance was identical to standard and a small 
sample on electromigration life test produced results 
comparable with standard processing. 
7.2.4. Low-current gain (Sintering) 
1 2L circuits and LSI circuits need to operate at low power 
if chip dissipation is to be minimised. In Bipolar transistors, 
gain (both 
ju 
and 
Ad) decreases with decreasing collector 
current. This is due to depletion region recombination. The 
major component of this current in. Process III is in the surface 
depletion region (See Appendix 1). 
In a process using aluminium or- silicon doped aluminium, 
the sinter increases gain in the following way. Protons released 
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from the water trapped in the passivating Si02 (by reaction 
of H2O and aluminium) migrate to the Si/Si02 interface where 
they take up 'dangling bonds' which are responsible for the 
silicon surface states. With the titanium/aluminium system 
this cannot occur. Hydrogen may, however, be added to 
the sinter ambient. If this is done a marked improvement 
in gain is observed. Figure 7.5. shows results for 1 Co H2 
in N2 (forming gas) anneal/ sinter '. The low current gain 
of the downward npn is clearly improved. For the 1 
2L 
gate 
there is a dramatic improvement in gain probably due to both 
a reduction in surface state density and/or an improvement in 
bulk lifetime values. Unfortunately this type of data is 
difficult to obtain. The effect of forming gas sinter on 
the lateral pnp transistor D. C. characteristics is shown in 
Chapter 5, section 2. 
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7.3. COLLECTOR-EMITTER LEAKAGE "PIPING" 
7.3.1. Review of Pipe Phenomena 
In a review paper Verhofstadt (3) stated that although projected 
yields on I2L were very high this yield had not yet been demonstrated 
and the basic yield limiting characteristic of all bipolar processes in 
the form of emitter-collector shorts or leakage (pipes) has not been 
eliminated. Although this is a sweeping generalisation it has a con- 
siderable validity when applied to Process III. Measurements on other 
bipolar processes indicate that the pipe problem can be non-existent 
and that photoengraving is the major yield limiting phenomenium. A 
review of the understanding of pipes follows which is by no means 
complete but will serve to introduce the subject. 
The fornation of pipes in bipolar transistors has been attributed 
to a variety of mechanises. The first reported observation of pipes 
was by Miller (4). He observed by bevel and stain techniques, small 
local n-type regions transversing the p-type base of his piped transistors. 
He proposed as a mechanism of formation localised rapid diffusion 
of enitter (shallow N+) dopant down a dislocation. UnfortunatelY this 
could only be a speculation as he had no means of proving his observation. 
Goetzeberger (5) showed that pipes could be formed by particulate 
contamination of the wafer surface prior to shallow N+ diffusion. In 
Goetzeberger's case the particulates were of phosphorus and his results 
suggested that P205 from emitter furnace exhaust was present in some 
airborne atomised form. In a modern diffusion facility conditions are 
carefully controlled to avoid this. 
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Jungbluth and hang (6) made X-ray topograph observations on 
silicon epitaxial transistors and showed that transistors fabricated 
in regions of high dislocation density exhibited a higher incidence of 
collector base leakage. This leakage was attributed to diffusion 
pipes at the dislocations. 
Although it had been demonstrated by Queisser et al in 1961 (7) that 
enhancement diffusion was possible along a crystal disorder (single angle 
grain boundary in this case) it was only with the developrient of better 
analysis techniques that evidence of individual crystal defects causing 
pipes emerged. By correlating bevel and stain results with previous 
observations of the position of stacking faults and slip dislocations, 
Barson et al (8) showed that pipes could be formed at the edges of 
-epitaxial stacking faults and on slip dislocations. By a novel prefer- 
ential etching technique Plantinga (9) was able to show a correlation 
between slip dislocation and pipes. In both the previous studies the 
correlation between defect and pipe was never 100%, probably because 
some form of precipitate is necessary at the defect to form the pipe. 
This conclusion was apparently verified by Parekh (10) who observed 
that increasing gold concentration in a saturating logic process increased 
pipe density. Pipes in this case were associated with epitaxial 
stacking faults and slip dislocations. 
By investigating individual piped transistors using a trans- 
mission electron microscope (TEM) Tice et al (11) were able to show that 
pipes could be caused by a number of other crystal defects, viz. disloc- 
ation loops, epitaxial stacking faults, oxidation induced stacking 
faults, slip dislocations and individual dislocations. These can 
originate from the silicon wafer itself or be process induced. 
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Foll and Kolbesen have developed improved TE! 1 techniques (12) and 
have verified most of Tice's observations. They were unable to show 
precipitates or decoration on large numbers of-the defects which caused 
pipes. They showed that oxidation-induced stacking faults (OSF); 
which when delineated by preferential etching appear identical, differ 
markedly when observed by TEM. A variety of possible OSF structures 
were observed and they felt that the variation in electrical behaviour 
of transistors with OSFs in the shallow M+ could be explained in this way. 
By examining piped transistors using sophisticated SE! 1 techniques, Varker 
and Ravi (13) were able to obtain a good correlation with OSFs. Further, 
they were able to observe the development of the defect from base 
processing onwards. The mechanism postulated was the decoration of the 
defect with copper at base diffusion. Either the copper itself acted 
in some way to form the pipe or the copper was leached out at shallow PJ+ 
photoengraving, leaving a void in the silicon in the region of the 
active base. Subsequent shallow M+ diffusion would then penetrate the 
base causing a collector emitter short. 
7.3.2. Slip Dislocation and Correlations with Yield 
Observations of the positional dependency of transistor yield on 
Process III wafers showed quite clearly that crystal slip caused by 
process related thermal stress was a significant failure mechanism. 
(All the slices used in this study were 50 mm diameter, 450 um thick 
except where stated). 
Figure 7.6 shows a transmission X-ray topograph of aU P17 Process 
III wafer. The four lobe pattern of slip is characteristic of (100) 
oriented silicon (14). Material so slipped also shows a disordered 
0 
region in the centre of the wafer which is also visible. 
FIGURE 7.6 TRANSMISSION X-RAY TOPOGRAPH 
PROCESS III t-P17 WAFER 
The 1i1117 mask set contains a test transistor and a test 12L crate 
on each chip. Figure 7.7 shows a wafer photograph in which all the 
chip sites exhibiting collector-emitter failure on either the test 
transistor or test gate are identified by a dot. These failures point 
to a close correlation between slip and piping. 
Using the dislocation etch described by Secco d'Aragona (15) 
(known as Secco etch) investigation of piped transistors in slipped 
regions showed dislocation etch pits in their shallow N+ regions. 
Figure 7.8 shows a Secco etched piped transistor from a slipped region. 
The correlation between dislocation etch pit piping was 100r', provided the 
samples eiere prepared from slipped regions. Samples in these invest- 
igations were etched for six minutes, in which time approximately 9 pim of 
silicon was removed. The Secco etch is then delineating a dislocation 
approximately 8 ; gym below the emitter-base junction of the transistor. 
As the Secco etch is dependent on the electrochemical potential in 
the silicon and hence the Fermi level, the etch rate in the active part 
of the transistor is controlled by the doping concentration. A simple 
dislocation offers only a point perturbation of the Fermi level in the 
shallow N+ as it is heavily doped. Thus the dislocation is only 
delineated when the etch reaches a loci doped part of the structure beneath 
the active regions. 
The other etch nits observed outside the active area of the trans- 
istor in Figure 7.8 are due to slip dislocations which have intersected 
the wafer surface in low doped regions. These pits become enlarged 
during the etch period necessary to delineate the dislocation present in 
the shallow N+. 
0 
FIGURE 7.7 TEST TRANSISTOR FAILURES 
;, 
FIGURE 7.8 SECCO ETCHED PIPED TRANSISTOR 
FIGURE 7.9 MULTIPROBE YIELD 11117 (EARLY BATCH) 
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A systematic analysis of the effects of slip on Process III has 
been carried out. Figure 7.9 shows the nultiprobe yield of an I2L 
circuit (41M7), all non-marked chips being good devices. On this sample, 
produced early in the investigation, there is no obvious positional 
dependence of yield. A similar observation on all wafers produced at 
this time would have shown this same result because yield was low. The 
positional information was obtained by accumulating the yield information 
from thirty wafers on a master wafer map. 
the following manner: 
(1) Angular Dependence 
The data was then analysed in 
The master nap was broken down into ten degree segments and 
the yield calculated as a function of angular displacement 
round the wafers. 
(2) Radial Dependence 
The master map was partitioned into annuli approximately two 
chips in width and the yield measured as a function of distance 
from the centre of the wafers. 
The results are shown in Figures 7.10 and 7.11 respectively. These 
results show a strong dependence of circuit yield on the characteristic 
slip pattern. The angular dependence of yield is also shown to be 
affected by the silicon manufacturers' orientation flat, this being an 
extra source of slip dislocations. The radial dependence of yield also 
shows that the slip in the centre of the wafer affects yield. The high 
yield areas of the wafer are all those not exhibiting slip as shown in 
the X-ray topograph. 
0 
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FIGURE 7.12 
Angular Dependence of Test Transistor Yield 
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A similar exercise was carried out on two samples of four wafers 
to analyse the positional dependence of test transistor and 12 L test 
gate yield. The two samples were processed identically except for 
epitaxy. One sample used a silicon tetrachloride system at 1200°C; 
the other sample used a silane systen at 1000°C with a hydrogen pre-fire 
at 1180°C. The result for angular dependence of test transistor yield 
is shown in Figure 7.12. The slip dependence of yield is evident. 
(Note also the effect of the slip propagated from the wafer flat). Inter- 
estingly there appears to be an inferior yield with the silane epitaxy 
system. A comparison of the test transistor and I2L gate yield is shown 
in Figure 7.13 which shows the radial dependence of yield. This also 
shows that the silane epitaxy appears to be inferior. The comparison 
of test transistor and I2L gate yield shows that to a first approximation 
the yield at any given radius is proportional to the ratio of emitter 
diffusion (shallow PJ+) areas. This implies that the probability of a 
slip dislocation being in the emitter of a transistor is proportional to 
its area. 
7.3.3. Experiments to Reduce Slip 
Slip is caused by thermal gradients in the silicon wafers during 
high temperature operations. These thermal gradients cause stress. 
When this is above a critical value (ti 108 dynes/cm2 at 1200°C to 
4.5-x 108 dynes/cm2 at 815°C (16,17)) slip dislocations are generated. 
Penning (18) suggests that axial thermal gradients are not able 
to produce slip. In a simplified treatment Bloem and Goemans (19) 
calculate that radial temperature gradients of the order 10 degC/cm at 
1200°C and 44 degC/crn at 8150C will cause slip on 2 inch silicon wafers. 
10 
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An investigation of all Process III high temperature operations 
showed that those above 1000°C caused significant slip. These are: 
Ist Oxidation 1100°C 
Buried N+ Diffusion 1200°C 
Epitaxy 1200°C (option of 1000°C silane) 
2nd Oxidation 1100°C 
Isolation Diffusion 1150°C 
Deep ! I+ (Collector) Diffusion 1100°C 
Consider first the epitaxy; Figure 7.14 a, b and c shows trans- 
fission X-ray topographs of a sample of wafers processed through three 
types of epitaxial reactor: a Plessey silicon tetrachloride system, a 
Plessey silane system and a commercial system (Ünicorp Inc. Unipac MK10). 
The commercial system undoubtedly produces the least slip. This system 
uses a large r. f. heated susceptor with a large thermal mass. Temper- 
ature gradients in the system are minimised. The inferior performance 
of the Plessey systems can be attributed to significant temperature 
gradients over the susceptors. One factor contributing to these temper- 
attire gradients is the relatively small dimensions of the susceptors, 
outer portions of the wafers being near to the susceptor edges where 
the heat losses are greatest and the inductive heating less efficient. 
One problem with inductively heated susceptors is that slice heating 
is from the rear by physical contact with the susceptor. If there is a 
slight temperature gradient through the slice the front surface will be 
at a lower temperature than the back and will consequently expand less 
than the back surface, causing the slice to bow. The perimeter of the 
slice is then out of contact with the susceptor and cools, causing a 
radial temperature gradient and enough strain to slip the wafer. If an 
M 
FIGURE 7.14(a) TRANSMISSION X-RAY TOPOGRAPH 
PLESSEY SILICON TETn'\CHLDRIDE EPITAXIAL REACTOR 
FIGUFE 7.14(b) TRANSMISSION X-RAY TOPOGRAPH 
PLESSEY SILANE EPITAXIAL REACTOR 
201 
FIGURE 7.14(c) TRANSMISSION X-RAY TOPOGRAPH 
UNICORP INC. UNIPAC MK10 EPITAXIAL REACTOR 
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extra susceptor is placed above the slices so that it is in a position 
to radiantly heat their top surfaces slip is reduced (20). Due to lack 
of suitable equipment this approach has not been tried at Caswell. 
Commercial epitaxial reactors are now available in which infra-red 
radiant heating is employed rather than r. f. induction. These systems 
result in virtually zero slip during epitaxy. Evaluation of commercial 
systems showed that the Applied Semiconductor Materials 'Epilog 15-2' 
reactor was suitable for Process III. Figure 7.15 shows an X-ray topo- 
graph of a slice processed through the Epilog 15-2 reactor. The use of 
this machine has virtually eliminated slip at epitaxy. 
Consider next the furnace treatments. Although the total elim- 
ination of slip in the high temperature furnace' operations is not possible, 
it can be reduced to an acceptable level if the rate of change of slice 
temperature is minimised. Although both heating and cooling of slices 
has been discussed separately by various workers, both cause slip and 
both must be optimised if slip is to be minimised (21). 
There are a number of possible methods for reducing the rate of 
wafer temperature change in furnacing operations: - 
(1) The wafers are loaded and unloaded slowly from the furnace 
hot zone (21). 
(2) The wafers are contained in a furnace jig of high thermal mass 
such that slice, heating and cooling takes place slowly (22). 
(3) The furnace hot zone is changed in temperature, i. e. load at 
low temperature ramp'up slowly to working temperature and 
ramp down slowly on completion to unload temperature. 
0 
The first technique was that chosen for implementation on 
Process III I2L. 
6 
zog 
FIGURE 7.15 TRANSMISSION X-RAY TOPOGRAPH 
APPLIED SEMICONDUCTOR MATERIALS EPILOG 15-2 
EPITAXIAL REACTOR 
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The effect of varying loading and unloading rates, slice position 
in the boat and silicon type (float zone FZ, Czochralski CZ) was invest- 
igated. For furnace temperatures of 1200°C and above a load/unload 
rate of 3' cm per minute was found necessary to reduce slip to accept- 
able levels. For 1150°C and below 6 cm per minute is acceptable. 
Figure 7.16 shows X-ray topograph comparisons of Texas Instruments CZ 
material loaded into a 1200°C furnace six times. (Figure 7.16a, fast 
load/unload. Figure 7.16b, slow load/unload). Position in the furnace 
boat was found to be important, the wafers near the boat ends having 
slightly more slip than those near the centre. This is contrary to the 
information published in the literature (21). 
A comparison of float zone and Czochralski slices showed that FZ 
material slipped appreciably more than CZ (Figure 7.17 a and b). This 
is related to the impurity content of the material. The slip in CZ 
silicon from different manufacturers was essentially the same and the 
slip in FZ from different manufacturers was also very similar. 
A comparison of 300 pm and 450 pm thick"CZ and FZ silicon slices 
showed that slice thickness had little effect on slip. 
A further advantage of slow heating and cooling of the slices is 
that thermally induced slice warpage and bow is reduced. This 
simplifies some photoengraving procedures and generally makes slice 
handling easier. 
7.3.4. Oxidation-Induced Stacking Faults (OSF) and 
Correlation with Yield 
After an extensive programme to reduce slip it became evident that 
yield on Process III 12 L circuits had not increased significantly. 
Careful analysis of failed chips suggested that failure was still due to 
tos 
FIGURE 7.16(a) TRANSMISSION X-RAY TOPOGRAPH 
TEXAS INSTRUMENTS CZ WAFER FAST LOADED/UNLOADED 
SIX TIMES INTO FURNACE AT 1200°C 
206 
FIGURE 7.16(b) TRANSMISSION X-RAY TOPOGRAPH 
TEXAX INSTRUMENTS CZ WAFERS SLOW LOADED/UNLOADED 
SIX TIMES INTO FURNACE AT 1200°C 
(no paffe 2f7) 
(a) 
(b) 
FIGURE 7.17 WAFERS SLOW LOADED/UNLOADED FOUR TIMES 
INTO A 
A FURNACE AT 11000 C. 
Secco etched for 8 minutes. 
(a) FZ 
(b) CZ 
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collector emitter piping, the pipe characteristics being similar to 
those previously observed with slip. This piping had a very low 
incidence and was random over the entire slice surface. The position 
of piped transistors on a large number of wafers was mapped and the 
devices visually inspected. All samples with suspect photoengraving 
were ignored in subsequent analyses (< 1% of sample). Similarly, 
failures which could obviously be attributed to slip were ignored. The 
wafers were then stripped back to the silicon surface (that is, all 
oxide and metal removed) and given a one minute Secco etch. This short 
Secco etch revealed oxidation-induced stack faults. Table 7.1 lists 
the observed results. There is a high correlation between an OSF in 
the emitter of the transistor and pipes. Figure 7.18 shows a failed 
transistor with an OSF in its shallow Ji ; note that an end of the OSF 
is within the emitter. Figure 7.19 shows an interesting anomaly; this 
transistor has an OSF passing through the shallow H+. This device is 
not piped. With this fault structure it is probable that the partial 
dislocation bounding the OSF does not pass through the active base of the 
transistor. 
A further exercise on a separate lot of wafers was to correlate 
failure rate with OSF density. ' Figure 7.20 shows a plot of transistor 
failure rate (pipe rate) against OSF density. From these results there 
appears yet a further link with OSFs and pipes. Uith OSF densities 
greater than 104 cm-2 the density of the ends of the faults is such that 
they appear uncorrelated, i. e. a single OSF can be considered as two 
independent point defects. (The OSF length is greater than average 
shallow fJ+-shallow N distance). If 'D' is OSF density and 'a' the 
shallow I1 area, and locally on a wafer the OSFs are distributed 
uniformly then the. probability of a defect occurring in an emitter is 
2Da. This is the same as the pipe probability. The relationship in. 
zoo 
FIGURE 7.18 PIPED TRANSISTOR WITH OSF 
(Normarski X650) 
I 
FIGURE 7.19 GOOD TRANSISTOR WITH OSF 
(Nornarski X650) 
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TABLE 7.1. 
SAMS SUE 500 
NO. WITH OSP NUMBER WITHOUT OSF 
130 failed 
370 passed 
95 
21 
35 
349 
0 
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Figure 7.20 is approximately pipe density = 2Da. 
Obviously an exact one to one correlation has not been observed. 
This may be because the pipe is not caused by the OSF but the pipe and 
OSF are produced by a common phenomena and both can be produced 
independently. An alternative explanation is that other pipe mechanisms 
are present at much lower levels. Edge dislocations for instance do not 
delineate in a short Secco etch. 
Samples of failed devices were prepared for TEM analysis. These 
samples showed OSFs in shallow H+ regions (Figure 7.21). Investigation 
of OSF length against depth showed that a5 un long OSF and a 20 um long 
OSF would penetrate 1 and 3 um TEH foils respectively. The OSFs under 
investigation all had depth to length ratios of the order 1: 4. This 
ratio is such as to ensure that the OSF in Figure 7.19 passed under the 
active base of the transistor. 
In the TEM investigations of fully processed wafers which had 
piped transistors, none of the observed OSFs showed any signs of decor- 
ation or precipitation. This is not to say that decoration or precip- 
itation was not present but if they were they were below the threshold 
of detectability. 
Analysis of multiprobe yields showed a clear correlation between 
yield and OSF density, no significant yield being observed on wafers 
with OSF densities of greater than 3x 103 cm-2 on the I2L circuit W! 17. 
The best yield (25% for 61,117) was observed with OSF densities of less 
than 100 cm-2. 
On the basis of the assembled evidence an extensive programme to 
investigate OSF nucleation and growth mechanisms was begun. The aim 
F 
Base 
Emitter 
FIGURE 7.2 1. TEM PIPED TRANSISTOR CONTAINING 
OSF (X5.5K) 
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of the work was the total elimination of OSF as a yield limiting 
mechanism. 
7.3.5. Oxidation-Induced Stacking Faults : Nucleation 
and Growth 
Oxidation-induced stacking faults were first observed in silicon 
by Thomas (23) in 1963. Since this publication the list of papers on 
the' subject has grown very large, Most publications' only deal with 
OSF growth and shrinkage and only a few authors have studied nucleation 
or device effects. 
The OSF in silicon is an extrinsic stacking fault bounded by a 
Frank partial dislocation (24). The stacking fault may be formed by 
the dissociation of a small initial perfect dislocation loop into 
Schottky and Frank partial dislocations. The Schottky partial glides 
out of the surface leaving the fault bounded by the Frank partial. 
Observations by Ravi and Varker (25) suggest that the fault 
nucleates by the "local collapse of excess interstitial atoms" into a 
Frank' dislocation loop. Patel-(26) states that the probable nucleation 
of the OSF is due to a local excess of interstitials due to displacement 
of silicon by'a precipitate. These excess interstitials diffuse away 
from the precipitate and collapse to form 'an extrinsic fault, i. e. a 
dislocation loop bounded by a Frank dislocation. 
The OSFs observed are of two types, surface-nucleated and bulk 
nucleated (that is, nucleated below the silicon surface). The surface 
nucleated OSFs have been shown to arise from mechanical damage, contam- 
ination, ion implantation damage, swirl (27) and point defects in the 
silicon (27,28). Bulk nucleated OSFs are probably due only to swirl 
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or point defects in the silicon. The growth of OSFs is very dependent 
on oxidising ambient and silicon orientation. A number of workers have 
published relationships between OSF length oxidising ambient, oxidising 
time and temperature. For the oxidations carried out in this study the 
following expressions due to Murarka and Quintana (29) 
LSG 4.92'x 104 t0'66 exp(-2.37 eV/kT) 
Lp = 5.3 x 104 t0.85 exp(-2.55 eV/kT) 
fit the observed OSF lengths. LS applies to steam oxidations and LD to 
dry oxidations. t is the oxidation time and T is the oxidation temper- 
ature. 
Hu (27) has observed OSF shrinkage (retro-growth) after prolonged 
oxidation at high temperature (> 1200C). Unfortunately this kind of ° 
heat treatment is not acceptable for Process III. 
In order to understand the formation of OSFs on Process III a 
number'of experiments were performed using standard 52 cm p-type CZ 
material. The wafers were oxidised and then Secco etched. OSF 
densities of approximately 102 to 105 cd 
2 
were observed in swirl patterns 
on most of the wafers. t-lafers from the same lot were then processed 
through epitaxy and then given the Process III post epitaxy oxidation. 
After oxide removal and Secco etch (using only a light etch to ensure 
that no defects at the epi-substrate interface were delineated) OSFs 
were again found to be present in swirl patterns (Figure 7.22). This 
implies that the swirl pattern in the starting material had transferred 
through the epitaxial layer to cause surface nucleated OSFs. The 
swirl defects are thought to be oxygen-vacancy complexes. Pearce and 
Rozgonyi (30) established a clear correlation between interstitial 
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oxygen content and OSF density. Oxygen content must be below 
1.5 x 1018 at cm-3 to ensure a low OSF density from this mechanism. 
Using a matrix experiment it was established that OSFs could be 
preferentially nucleated over buried N+ (arsenic) diffused areas and 
that OSF densities tended to increase towards isolation diffused regions 
(Figure 7.23). OSFs tended to grow at the following operations only: 
(1) Post epi oxidation (2nd oxidation) 
(2) Isolation drive-in 
(3) Collector drive-in 
By a series of fortunate experimental results a number of further 
process steps of importance were discovered which affect OSF densities. 
Stainless steel contamination from tweezer handling was found to be of 
great importance. Figure 7.24 shows a wafer which had been linhtly 
scratched (more correctly wiped) across the back surface with stainless 
steel tweezers in a cross pattern. The wafer was then oxidised and 
Secco etched for one minute. The figure shows the front surface of 
the wafer after Secco etch. The cross pattern visible is OSFs, a 
replica of the back surface marking. The contamination has diffused 
through the wafer and nucleated OSFs on the front surface. Cleaning 
experiments showed that a sulphuric acid hydrogen peroxide clean was 
unable to remove this contamination, but a hydrochloric acid hydrogen 
peroxide cleanýor a nitric acid hydrochloric acid clean would. Normally 
after "acid peroxide" or"acid cleans'; wafers are rinsed in high purity 
water (> 10M si cm), spun dry and then processed. With batches of 
wafers too large to clean in one operation the first part of the batch 
is usually Stored in the furnace jiT placed in a quartz container. As 
i 
i 
FIGURE 7.24 STAINLESS STEEL CONTAMINATION AT BACK SURFACE 
OF b1AFER, FRONT SURFACE 1 MIN. SECCO ETCH 
FIGURE 7.25 EFFECT OF INCO ECT CLEAN PROCEDURE PRIOR TO 
OXIDATION. 
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an elapse time of one hour is possible between the two cleaning oper- 
ations the first part of the batch is exposed to the furnace room 
ambient for a long time prior to the furnace operation. This procedure 
was found to increase OSF densities by up to two orders of magnitude on 
the'. first part of the batch relative to the second part. This 
difference' could be removed if the first part of the batch was stored in 
high purity water until it was required for the furnace operation. 
Figure 7.25 shows a Secco etched wafer with a much higher OSF density over 
part of the wafer'. This arises because of the cleaning procedure. The 
wafer was placed in the cleaning jigs and the cleaning reagents added one 
by one to, the required mixture. The tide mark of OSFs shows where the 
first reagent. was added. By preparing the cleaning solution and then 
. adding the wafers this problem is overcome. The components of the clean, 
complex impurities in the individual reagents, avoid metallic impurities 
plating on the silicon. Obviously this factor is only of importance 
where the absolute quality of cleaning reagents cannot be guaranteed, 
and subsequent attemptt to duplicate this result have met with varying 
success. 
7.3.6. Elimination of Oxidation Induced Stacking Fault 
,ý 
(A) Pre Process Gettering 
Various authors have suggested that Bettering (i. e. gathering of 
_unwanted 
impurities into benign regions) of OSF nuclei is possible. 
The most notable of these is a series of papers by Rozgonyi, Petroff and 
Read (31). These authors suggest that silicon wafers may be gettered 
prior to device processing by either a high concentration phosphorus 
diffusion into the back or silicon nitride deposition on the back of 
the wafer. This type of gettering has no effect on the device structure 
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and the wafers; thus there are no parameter changes to the transistor. 
A number of batches of device wafers were processed using these treat- 
ments (1 si per square phosphorus from 1100°C deposition, 20008 Si3N4 
deposited at 800°C. ) No significant improvement in yield was observed 
because-OSFs were still present. With a process such as Process III 
with eleven-furnace operations the gettering effect with pre-process 
gettering is gradually reduced. That is, with each heat cycle the back 
surface gettering becomes less efficient and each process stage inevitably 
contributes tö the total of unwanted impurities and hence possible OSF 
nucleation sites. 
With the phosphorus back surface Bettering OSF suppression was 
possible for five furnace cycles at 11000C; the silicon nitride gettering 
was effective for three furnace cycles at 1100°C. 
The phosphorus gettering operates by increasing the solubility of 
impurities in the misfit dislocations created by the high phosphorus 
concentration. - The silicon nitride gettering results from thermal 
expansion mismatch stress set up in the wafer because of the nitride on 
the back. This results in a strain gradient across the thickness of 
the wafer and the OSF nuclei diffuse away from the front surface towards 
the back surface along this strain gradient. 
A further technique investigated as a pre-processing treatment 
was the mechanical back lapping of wafers. This was done with a 13 um 
lapping compound and 25 um of silicon was removed. This gettering 
proved to be very efficient and increased yield was observed on some 
device wafers. However, it proved very difficult to adequately protect 
the front surface of the wafer during lapping and significant numbers of 
wafers were rejected because of front surface damage. 
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The Wacker Company of West Germany have introduced back damaged 
float zone material. This material is capable of withstanding six 
furnace cycles without growing OSFs. Device wafers processed with this 
material generally exhibit a higher than normal yield. However, on a 
significant number of occasions it has been shown that high densities of 
OSFs have occurred because the gettering mechanism has become inefficient 
as the process proceeded. A disadvantage of FZ material compared to CZ 
is an increased tendency to slip. Hu (32) has shown that oxygen in 
silicon pins dislocations; this has the effect of reducing slip. Hu's 
is 17 data suggests that-an oxygen concentration of ti 6x 10 at. cn- 
3 
necessary for any significant pinning and this value is nearly an order 
of magnitude larger than that typically found in FZ material and a factor 
of 2-3 less than that found in CZ material. 
(B) In Process Gettering 
The elimination of OSFs by pre-gettering device wafers prior to 
device processing was found to be ineffective. The alternative solution 
is to modify existing process stages such that they becone gettering 
stages. 
Investigations into thermal oxidation of silicon in ambients con- 
taining hydrogen chloride gas (33,34) have shown that OSF nucleation and 
growth can be eliminated. 
The mechanism by which HCl affects OSF growth and nucleation is 
not clear. Hu (27) suggests that OSFs grow because there is an 
incompleteness in the silicon oxidation process during thermal oxidation. 
This incompleteness in oxidation leaves a small quantity of silicon 
atoms as excess interstitials at the silicon-silicon dioxide interface. 
The excess interstitials are not in equilibrium with the silicon lattice; 
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the growth of an extrinsic stacking fault removes some of the excess 
interstitials, helping to restore equilibrium. The oxidation of 
silicon. is thought to occur by the diffusion of oxygen through the 
growing oxide layer to the oxide silicon boundary. High concentrations 
of HC1 are known to result in silicon etching (Figure 7.26). If silicon 
atoms were removed from the oxide silicon boundary by low concentrations 
of HCl then the excess of interstitials in the silicon surface would be 
decreased. Further, as silicon removed by the HCl must be transported 
through the growing oxide there is the possibility of silicon oxidation 
occurring in the growing oxide not just at the oxide silicon interface. 
This would be manifested as a slight increase in the oxide growth rate. 
Experimentally silicon oxidises faster in 02/HC1 ambients than in 02 alone. 
This is attributed to both enhanced Si-Si bond breaking due to etching 
by HCl and to water formation (36). Thus the removal of silicon from the 
oxide silicon interface by chlorine species is the likely mechanism for 
OSF growth suppression in dry oxidation ambients containing HC1. 
HC1 oxidations were investigated using trichloroethane 111 (C2H3C13) 
known as C33. This material produces 3 volumes of HC1 for each volume of 
vapour. The reported HCl oxidation treatnents have all been related to 
dry oxidations. These are suitable for gate oxidations in HOS processes. 
Bipolar processes require thick field oxidations or diffusion re-oxidations 
(ti .3 um to .5 um thick). This requirement and the limitations 
imposed 
by diffusion means that bipolar processes require wet oxidations. The 
first and second oxidation are the field type oxidations in Process III. 
HC1 gettering oxidations are ideal at these stages as nucleation of OSFs 
due to swirl defects can be eliminated. The technique adopted is to 
first grow a dry HCl gettered oxide and then change over to steam to 
thicken the oxide. 0 
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The first and second oxide growth temperature is 1100°C. HC1 
gettering treatments were investigated at this temperature. and at 
1000°C and 1150°C. The HC1 concentration and the dry oxidation period 
were varied. At 1000°C it appeared that HC1 concentrations in excess 
of 6% were required to minimise OSF growth; unfortunately results were 
varied and inconsistent. HCl concentrations of 2% at 1150°C suppressed 
OSF growth. As slip is less at 11000C than at 11500C a thorough 
investigation of the 1100°C process was performed. At 11000C OSF 
suppression is achieved if the wafers are oxidised for 20 minutes in dry 
oxygen with 4% HC1. At concentrations higher than 4% there is a danger 
of etching the silicon surface. Figure 7.26 shows a wafer surface after 
20 minutes dry oxygen with 6% HC1. There is extensive etching of the 
wafer surface. The schedule adopted is as follows: 
20 minutes dry 02 4% HC1) 
) in the same furnace at 11000C 
50 minutes steam ) 
This schedule gröws . 54 um of oxide. - 
As the misfit ratio, i. e. the ratio of the Pauling covalent radius 
of solute to silicon atoms, of substitutional boron is smaller than that 
of phosphorus (. 746 compared to . 932) a given atomic fraction of 
boron 
in-silicon will produce a larger strain than phosphorus (35). A high 
boron concentration will generate misfit dislocations which are similar 
to the gettering sites in phosphorus high concentration diffusions. The 
isolation diffusion had been shown to preferentiall nucleate OSF, the 
initial Process III isolation does not getter. As a Bettering experiment 
the deposition time at the initial temperature (1000°C 30 W/sq. ) was 
increased from 30 minutes to 2 hours with a 50% reduction in resistivity; 
no gettering was observed. Using 1050°C and a1 hour deposition 
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(ps, 8 a/sq. ), however, very effective gettering was observed 
(Figure 7.27). The gettering range of the isolation diffusion is 
approximately 150 um in this case. Thus, by. depositing into the back 
of the wafer, front surface gettering is not observed as the thickness 
of the wafer is 450 um. However, by slightly improving the treatment 
conditions front surface gettering and OSF suppression was achieved with 
the isolation diffusion (Figure 7.28). (The drive-in time was modified 
to achieve standard junction depths). 
The treatments of Rozgonyi (31) show that phosphorus diffusion into 
the back of wafers is a very effective getter for OSF nucleation sites. 
The Process III deep l+ diffusion is a high concentration phosphorus 
diffusion. However, with the initial Process III schedule no gettering 
is observed. The temperature of the deposition was increased from 
875°C to 1050°C. At this temperature the phosphorus deep N+ becomes a 
very effective getter. A further improvement was obtained by increasing 
the temperature of deposition to 1100°C. Figure 7.28 shows a Secco 
etched Monsanto CZ wafer on which a standard 0.5 um thermal oxide had 
been grown. Selected areas of the back of the wafer received the 
modified isolation and deep t(+ diffusions. The Figure shows clearly 
the quadrant of the wafer which received no gettering. The OSF density 
in this region is ti 104 cm 
2 
and near zero in either of the gettered parts. 
The drive-in schedules of the deep N+ and isolation diffusion were also 
modified to grow the minimum OSF length possible. This was achieved 
by changing the furnace ambient to nitrogen after the required re- 
oxidation thickness had been achieved. 
As further evidence of the effectiveness of the 11000C deposition 
phosphorus deep N diffusion, Figure 7.29(a) shows a Secco etched wafer 
after isolation diffusion which had been inadvertently contaminated. 
Four other wafers from this batch gave similar results. The remaining 
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wafers were processed through the gettering collector process. Figure 
7.29(b) shows a typical result after Secco etch viz. total elimination 
of defects. The defects shown in Figure 7.29(a) were investigated 
by TEM (Figure 7.30). The defects are short highly decorated OSFs. 
The gettering collector is compatible with Process III. The sheet 
resistivity is reduced from the previous standard of 4 c/sq. to 2 c/sq; 
junction depths are similar. 
7.4. COMPARISON WITH RESULTS FROM OTHER PROCESSES 
In order to establish if the results obtained on Process III were 
similar to those obtained on other bipolar processes, a number of I2L 
wafers fror; Plessey consumer Process (D) were examined as were those from 
'another manufacturer who uses a shallow diffused (base xi ti 1 um) Schottky 
TTL process for 1 
2L. It had been established that all variants of 
Process III suffered from the same yield mechanisms. Figure 7.31 shows 
a Process D transistor with an epitaxial stacking fault in the shallow M}. 
This transistor is not a failure. In general no collector-enitter pipes 
were observed on Process D either from slip dislocations or stacking 
faults. This process is very deep, -having a collector-base junction 
depth 2.5 pm and base width .5 um compared to .4 pm and . 
25 um 
respectively for Process III. It is thought that this increase in depth 
and base width is responsible for the high process yield. This is in 
spite of the fact that no effective gettering stages are incorporated 
into Process ID. 
The Schottky process showed no evidence of pipes. The base width 
of these transistors was of the order .3 um. This 
is similar to 
Process III, as is the base junction depth. Examination of the process 
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schedules showed that the isolation and collector diffusions were ideal 
Bettering treatments based on the evidence obtained on this study. The 
wafers had been very carefully processed and showed minimal slip. 
Devices in slip regions showed poorer breakdown but no pipes. 
Both the previously described processes use (111) orientated 
silicon as opposed to Process III which uses (100). Hu (27) shows that 
silicon orientation is very important for OSF growth and that (111) 
orientation produces low OSF densities. OSF densities observed are 
indeed much less than that on Process III. These and other crystal 
defects do not appear to relate to device failure. However, because the 
results on both these processes are similar the reason for the similarity 
is not necessarily the orientation. The consumer process has a deep 
. wide base emitter structure and the Schottky TTL process is well gettered. 
7.5. CONCLUSIOII 
The purpose of this chapter has been to describe the practical 
problems encountered ih the development of the state of the art high 
performance bipolar LSI technology. At the time of writing the Plessey 
Company is capable of producing bipolar LSI devices of considerable 
complexity with economic yields. However, the semiconductor industry is 
such that the circuits required for production in subsequent years will 
always be larger and more complex than those currently in production. 
This means that the yield improvement exercise is a continuous process, 
with increased attention to the small details of processing as time 
elapses. 
The work described here is that which changed Process III from 
being medium scale integration to an LSI process. A factor of at least 
0 
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ten improvement in yield was obtained in the I2L circuit Wfl7 shown in 
Figure 1.10. This result showed that I2L on Process III is a viable 
technique for the implementation of digital LSI circuits. 
0 
. 234. 
CONCLUSION 
It has been demonstrated in this thesis that the relatively 
simple expressions derived predict fairly accurately the physical 
processes operative in the 1 
2L 
gate. Using these expressions 
it has been shown how the gain of transistors operating in the 
I2L mode depends upon the ratio of collector to base area, 
resistive debiassing and high level-injection. The latter 
phenomena has. a profound effect on the device performance. The 
treatment for the collector current of the lateral pnp shows 
that it is dependent on the two dimensional nature of the base 
region. The d. c. theory is adequate to predict the performance 
of I2L on a number of processes. 
The a. c. performance has also been modelled and shows 
that the operation falls into two fairly distinct regimes, 
described as the extrinsic and intrinsic regions. 
The major parameters controlling delay in the extrinsic 
delay regime are depletion capacitance and the common base current 
gain of the injector pnp transistor. In, the intrinsic delay regime 
the delay is shown to be dependent on minority carrier charge 
storage, collector current and resistive debiassing. The different 
effects, of changing the gain of the I2L gate by modifying either 
base or collector current, on intrinsic delayýis also determined. 
These theoretical predictions are confirmed by experimental 
observation. 
In I2L circuits an unusually high percentage of the chip 
/ 
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area is taken up by active base region. A major yield 
limitation is therefore the 'collector emitter"pipe. A large 
amount of experimental work established that crystal slip and 
oxidation induced stacking faults are the major cause of 'pipes' 
but they can be virtually eliminated if the correct procedures 
in oxidation and diffusion are adopted. 
At the inception of 1 
2L itwas felt that it offered a real 
bipolar alternative to MOS for large scale integration of 
logic. In the six years since this event, 1 
2L has not in 
practice been used to displace MOS as a logic technique. 
Rather, it has been used in a different role, vi. z: the implementation 
of combined functions, for example, logic with other types of 
circuitry, such as linear or high power drivers. This type of 
function is ideally suited to I2L because peripheral conventional 
bipolar transistors are well suited to both linear and high 
current drive applications. 
To obtain best logic performance of I2L, specific processes 
capable of exploiting the super integrated nature of the gate 
have been. developed, at the expense of good peripheral transistor 
performance. These approaches have included attempts at 
reducing the charge storage in the gate by adding Schottky barrier 
diodes as anti-saturation clamps, or in series with the gate to 
- limit the logic swing. 
Appendix 8 describes one of these specific 12L logic 
processes which demonstrates the full potential of the 1 
2L 
gate 
as a logic element. 
0 
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APPENDIX 1 
T4lrrft e, TTT 
Process III is a shallow diffused high speed bipolar 
integrated circuit process. The process was originally 
developed in the late 1960's and early 70's for the manufacture 
of very high speed emitter coupled logic circuits. These 
functions require nanosecond or sub-nanosecond switching 
delays, are low in complexity and have a significant power 
consumption per logic function. The process has titanium 
aluminium metallisation, and an additional diffusion (p 
resistor) included for low value resistors. This diffusion is 
used also to obtain low contact resistance to all p-type 
regions. The process was not designed for ISI. 
Figure A1. "1 shows a cross section of the basic npn 
transistor. The layout of a double base contact device is 
shown in Figure Al. 2. 
Substrate 
Buried N+ 
Epi 
Isolation 
Deep N+(Collector) 
P+ resistor 
Base 
Shallow N+ 
(emitter) 
TABLE Al I 
5. Lcm P 
12. n-/1 (arsenic) 
4.2 um 2 J.. cm N (phosphorus) 
601t l ia xj6.5'1= (boron) 
3.5-n-/ ox4.5 pm (phosphorus) 
60.1t/ ca x 0.8 pin (boron) 
450 -n- 
/ax0.4 ym run-on-65 lam (boron) 
25 SL /Q xi 0.4 pin (phosphorus) 
The lateral pnp transistor uses the P+ resistor diffusion for the 
emitter and collector. The P+ resistor diffusion is used because 
v 
its high doping improves emitter injection efficiency. 
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Figures A1.3 and A1.4 show cross-section and layout of the lateral 
pnp transistor. 
Table A1.1 details the major characteristics of re giorr 
of the Process III transistor. 
In order to produce an 1 
2L 
process with a power delay 
product of -1 pJ and minimum gate delay of the order of 
25nS for a four collector gate it was necessary to reduce the epitaxial 
thickness. The minimum thickness was set by the requirement for 
TTL voltage compatibility. This was found to be 2.2 um. 
The basic four collector gate is shown in Figure A1.5. The 
collector size is 12 x 14 um and the lateral'pnp injector base 
width is 4 um. As the epitaxy thickness is reduced, isolation 
and deep 
n junction depths can also be reduced with a subsequent 
improvement in packing density. Table A1.2 details the 
parameters and their values which were changed for I2L optimisation. 
TABLE A1.2 
Epi 2.2 Im 
Isolation 60 ./x3.2 pm 
Deep e (collector) 3.5&/ ox2.2 
Im, 
Depletion region recombination 
In order to investigate low current gain, mechanisms in 
Process III transistors a series of Vbe; IC IB measurements were 
made on devices of various geometries. The measurements were 
carried out on downward operated npn transistors and comparisons 
were made between devices on the same silicon chip. All measurements 
are with V CB =0 to eliminate collector-base 
leakage from the 
measurements. 
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Figure A1.6 shows a comparison of Vbet IC, IB characteristics 
for transistors with 12 p. m x 20 }am and 12 pm x 80 pm emitters. 
Note the distinct two regions of the base current characteristic. 
IB is of the form 
IB =10 exp 
qv/nKT 
where n is varying from 2 to 1. The n=2 characteristic 
results from depletion region recombination 
Figure Al-7 shows a comparison of Vbe, IC ? IB characteristics 
of transistors with 4x 20,6 x 20 and 8x 20 micron emitters. 
In these devices the emitter area is varied by changing stripe 
width only such that the emitter perimeter charges. by " 16f 
whilst area increases by 100%. In the previous case when the 
area quadrupled the perimeter increased three-fold. 
Figure Al .7 shows depletion region recombimtion for all 
three devices tending to the same limiting value. This 
result shows that depletion region recombimtion for these 
devices is emitter perimeter dependent. The results of 
Figure A1.6 can be similarly explained by the increase in 
emitter perimeter combined with the increasing area. Quadrupling 
length has also increased the perimeter by a similar fraction. 
The depletion region recombination is taking place in the surface 
depletion region. Using these results a surface recombira tion 
velocity of 2000 cr. s1 has been deduced. Allowing for extra 
depletion layer widths in lateral pnp transistors and upward 
operated I2L gates, this value of surface recombimtion velocity 
fits the observed low current behaviour. 
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Downward transistor gain in medium injection 
a) Peripheral Injection 
If the characteristics shown in Figure Al-7 are 
analysed in the medium current range it is found that the 
collector current at a given Vbe is directly proportional 
to shallow e (emitter) stripe width. However, plotting base 
current against stripe width (Figure A1.8) shows that it 
is not just proportional to stripe width. At zero stripe 
width there is a significant base current. This base current 
is that due to peripheral injection at the shallow N+ side 
walls. The data suggests that peripheral injection is 50J 
of the total base current for a device with a4 )im wide 
shallow N+ stripe. This decreases to 25% for the 12 um wide 
shallow N+ device used in 1 
2L 
circuits. 
b) Gain Variations 
Investigating /3d' variations of Process III transistors 
showed at a given temperature and Vbe, IB is essentially constant. 
Figure b. 2 . That is, the parameters which control current 
are nearly independent of gain. The conclusion is that gain 
variations are due to variations in base transport, 
Now 
Pd = IC 
IB 
n12 DT, (exp (q V/KT )) Ae 
and ZqB_f NDdx 
n12 D (exp (q V/KT)) Ae 
and IC qS NAdx 
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IB is controlled by the effective integral of the emitter doping 
ýND dx; this is largely invariant. The integrated base 
dopingfNAdx by contrast varies significantly between batches 
and thus causes gain variants. 
In Chapters 3 and 6 it was shown that very precise control 
of Pd is required in order that, I2L parameters /3. - and 
tdi 
are maintained at optimum values. It has been shown that 
gain variations are dominatedby variations in base transport. 
Experimental analysis into why base transport is variable showed 
that the active base doping was very dependent on the sheet 
resistivity of the base region. Figure Al .9 shows 
Pd 
plotted against base diffusion ýs. Although there is. a 
pronounced scatter the trend is clear. By comparison the 
correlation between emitter s and gain is not clear 
(Figure 
0 
Al . 10a). As the emitter is a very heavily doped region 
containing an appreciable fraction of inactive dopant the 
sheet resistivity (Ps) is a poor measure of the total dopant 
present. To overcome this problem the emitter resistivity 
test pieces were subjected to an 1100°C activation drive-in. 
The drive-in /Os was-then compared with Ad Figure Al . 1Ob. 
The correlation between Pd and ps is still not evident. 
Thus it is concluded that base drive-in p is the major 
factor controlling gain via its influence on integrated base 
-doping. 
Gain and Pipe density 
As the formation of a collector emitter pipe'-Is due to 
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the local compensation of base dopant and it has been shown 
that gain variations are due to variations in integrated 
base doping, the pipe density as a function of /3 d was 
investigated. Figure A1.11 shows pipe density v3d. Each 
data point represents a one hundred device sample from a 
single wafer. The sample was taken from regions outside 
slip lobes. The gain is the average for the non-piped 
transistors in the sample. 
The data shows pipe densitj is independent of 9airc ' ': ,' and 
hence integrated base doping. 
Characterisation data 
The remainder of this Appendix details characterisation 
data for 1 2L gates and downward operated devices produced 
on the I2L variant of-Process III. 
. 253. 
PROCESS III 1 2L CHARACTERISATION DATA 
Percentile Distribution 5mA/3 d RB20 
Percentile Distribution BVCEORB20 1pA 
Percentile Distribution BVCBO BB20 1NA 
Percentile Distribution Gate Delay 4-collector gate 
collector and base contact near injector, injector current 300YA 
Percentile Distribution "Emitter base capacitance" 
4 collector gate Ov 1MHz. 
Percentile Distribution "Collector base capacitance" 
12 x4 Ana collector Ov 1MHz 
fT v Ie RB20 Vcb = 2VV measurement frequency 2001MHz 
Probability of yield v (. 3 d for pseudo random sequence generator 
WM7 (see Figure 1.10) 
Histogram of maximum frequency WM7 (see Figure 1.10 
vCe v IC = Ib iL output low voltage collector and base 
near injector 4-collector gate 
Gate delay v Gate power temperature as a parameter single 
collector gate 
VCe sat v temperature Ib = Ic Ib as a parameter 
ßuv temperature Ic as a parameter 
9 stage single collector ring oscillator; oscillating 
frequency v temperature, injector current as a parameter 
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9-STAGE SINGLE COLLECTOR RING OSCILLATOR 
OSCILLATING FREQUENCY V TEMP. 
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PROCESS D AND H 
Processes D and H, although they are distinctly different 
processes, are of similar construction. Process D'is 
optimized for production engineering and the manufacture of 
bipolar integrated circuits for the consumer market. 
Process H is optimized for manufacturing circuits required 
to operate in hostile high voltage environments. This 
includes control functions for electrical machinery. The 
process is only required to fulfil low speed applications. 
The layout of the Process D I2L gate is shown in Figure A2.1; 
collectors 16 x 18 pm, lateral pnp base width is 12 dam drawn. 
The proposed layout of the Process H I2L gate is shown 
in. Figure A2.2. This is similar to the Process D gate 
except a shallow N+ region is placed across the surface of the 
lateral pnp injector transistor. The shallow N region 
eliminates minority carrier injection in the surface region 
of the injector transistor. The device now functions only on 
the transport between the buried N+ and shallow N+. The 
transport in this region is large due to the thick epitaxy 
on Process H. In order for IL to operate the efficiency 
2 
of the pnp<must be reduced. This is to eliminate the 
re-injection component of the npn base current. 
The salient characteristics of Process D and Process H 
are listed in Table A2.1. 
tiý 
0 
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- TABLE A2.1 
PROCESS 
.D 
PROCESS H. 
Substrate 1 st cm P (. 111) 2.5 n cm P (111)_ 
Buried 10 o/sq. Arsenic 10 n/sq. Arsenic. 
Epitax 1 st cm 10,5 µm 4n cm 17 um 
Isolation 30 si/sq, 14 um xi 30 st/sq. 22 um xi 
Collector 3 st/sq. 7 um xj 3 h/sq, 10 um xi 
Base 200 12/sq. 2.5 um xi 220 si/sq, 3 um xi 
Emitter 4.5 c2/sq. 2.2 pm xi 4.5 n/sq. 2.5 pm xj 
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APPENDIX 3 
PROCESS III I2L TEST MASK WT45. 
b 
0 
1. SB 410 
2. RB 20 
3. Ring Oscillator using 'bare collectors' and all-over base. 
4. Ring Oscillator using 'Re-cut collectors' and all-over base. 
5. Ring Oscillator using 'Re-cut collectors' standard base. 
6. Ring Oscillator using 'bare collectors' standard base. 
7. Gate structure for investigating nature of Si-SiO 2 interface 
and effect on base currents. 
8. D-type as divide by 2 'bare collector' P. E. defined base. 
9. D-type as divide by 2 'Re-cut collectors' P. E. defined base. 
10. D-type as divide by 2 'Re-cut collectors' P. E. defined base. 
11. D-type as divide by 2 'bare collectors' all-over base. 
12. IB14-type 4-bit memory cells. 
13. Four-collector gate ring oscillator 'Re-cut collector' P. E. 
defined base. 
14. Fogs-collector gate ring oscillator 'bare collectors' P. E. 
defined base. 
15. Dual 'bare collector' gates, four collectors per gate, all-over 
base. 
16.. Dual 'Re-cut collectors' gates, four collectors per gate, 
all-over base. 
17. 'Bare collector' four-collector gates with separate injectors, 
one with staggered land. P. E. defined base. 
18. ` 'Re-cut collector' four-collector gates with separate injectors, 
one gate with staggered land P. E. defined base. 
. 
19. Four-bit memory cell using 'bare collectors' and all-over base. 
-20. Dual four-collector gate 'Re-cut collector', 
P. E. defined base. 
21. Dual four-collector"gate 'bare collector' P. E. defined base. 
22. Dual four-collector gate 'Re-cut collector' P. E. defined base, 
Interdigital Injector. 
23. Dual four-collector gate 'bare collector' P. E. defined base 
Interdigital Injector. 
( P. E. abbreviation Photo-engraving) 
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FIG. A3.1 
PHOTO - MICROGRAPH WT 45 A 
FIG. A3.2(a) 
COMPARISON OF STANDARD 
AND INTERDIGITATED 12L GATES ON PROCESS III 
H_ 
oH ooo 
. 272. 
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GATE 
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GATE 
FIG . 
A3.2(b) 
COMPARISON OF STANDARD 
AND ALLOVER BASE DIFFUSED 12L GATES ON PROCESS III 
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APPENDIX 4 
WM4 CONTENTS 
1) Weidmann Berger diagnostic structures 
2) 5, seven gate single collector ring oscillators 
3) 4, seven gate 4 collector ring oscillators 
4) 223 gate 4 collector ring oscillator 
5) 99 gate 4 collector ring oscillator 
6) 16 bitD-element shift register 
7) R, 2R resistor ladder network for D to A conversion 
8) 4, npn transistor with experimental anti-saturation clamps 
9) standard lateral pip and planar npn transistors 
10) 2 conventional transistor test circuits 
11) Experimental shift register using clocked injectors 
-12) I2L test structure using stacking. One I2L level on 
top of another. Injector current of the bottom 
level being fed from the N+ land of the top land. 
"Both levels isolated. 
Mask Designers - L. W. Kennedy and G. W. Sumerling. 
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APPENDIX 4 PROCESS III 1 
2L TEST MASK 04 
FIGURE Aß. 1 
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APPENDIX 5 
M693 CONTEN'S 
Four collector Test gates. 
1) 16 x 16p= collectors 
2) 
3) 
4) 
5) 
6) 
7) 
8) 
. 9) 
10) 
16pm base width injector 
12pm base width injector 
10pm base width injector 
20 x 261. im collector 
12pm base width injector 
Weidmann Berger diagnostic structures 
16 x 16pm collector gate with shallow N+ replacing 
deep e 
D- element shift register 
8 bits 16 x 16}am collectors 
8 bits 16 x 2Opm collectors 
12 seven gate 4 collector ring oscillators to evaluate 
power delay product and minimum gate delay 
4 seven gate single collector ring oscillators to 
evaluate power delay product and minimum gate delay. 
Shift register structures after Lagerberg 
(IEE First 
European Solid State Circuits Conference 2-5 Sept. 1975) 
Standard lateral pnp and planar npn transistors 
Power pnp and power npn transistors 
0 
Mask Designers L. W. Kenneciy and A. Brittain. 
2 76 
APPENDIX 5 PROCESS D AND H1 
2L TEST 
MASK M689 
FIGURE A5.1 
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APPENDIX 6 
Relevant publications by the Author 
European Solid State Device Research Conference 
University of Sussex 12-15 September 1977. 
Paper B1.6"Piece-wise Injection model of the 
1 2L gateL. 
W. Kennedy 
Proceedings of IEEE Vol. 65 No. 2, February 1977, page 272 
"B. J. T. Field Factor Measurement and the Ebers Moll 
Reciprocity Condition" 
B. L. Hart 
R. W. J. Barker 
L. W. Kennedy 
151st, Meeting Electrochemical Society 
Philadelphia, Pennsylvania, May 8-13 1977 
Recent News Papers Electronics Division. 
"Defects and Pipes in Shallow Diffused Bipolar Transistors" 
Paper 453 RNP 
L. W. Kennedy 
K. D. Perkins 
I2L Colloquim organised by IERE and IOP London 
London Ist 1976. Royal Institution, Albemarle St. London 
L. W. Kennedy "12L Engineering" 
IEEE Journal of Solid State Circuits, 1975, Vol. SC-10 No-5 pp. 336 
"Substrate Fed Logic. ` 
V. Blatt 
P. Walsh 
L. W. Kennedy 
University of Leuven, Belgium. 
Semiconductor Device Course June 1st-4th, 1976 
ýI2L 
on a Shallow Diffused Bipolar Process' 
L. W. Kennedy 
. 278. 
APPENDIX 7 
HEAVY DOPING 
7.1. ENERGY GAP NARROWING 
A heavily doped semiconductor is one in which the 
assumption of discrete impurity levels associated with doping 
is no longer valid. This is because the impurity states have 
broadened into impurity bands. The effect of the impurity 
band is to modify the distribution of states in the con- 
duction band in an n-type semiconductor. (Valence band in a 
p-type semiconductor). This is because the impurity band 
overlaps the main band. 
The basic assumption in the theoretical treatment 
of heavily doped semiconductors is that the total number of 
states in the main band is unaltered as a result of the 
impurity band. The major modification to the material is a 
reduction in the width of the energy gap. As the reduction 
in the energy gap is doping dependent it varies throughout 
the structure of real bipolar devices. Thus the enerGy gap 
in the emitter may be significantly different from that in 
the intrinsic and extrinsic-base regions. This energy gap 
difference is. possibly responsible for many of the temperature 
characteristics of silicon bipolar devices. The effective 
hole electron product n1e now becomes 
n1e = np = 1.5 z 1033T3 exp - 
(Eg 
-A E9)/KT 
where A% is the energy gap shrinkage. 
The_hole electron product n12 in silicon without energy gap 
narrowing is: i2 =1.5x 103T3 er -. (Eg/y 
) (ref 39 page 51) 
i' 
s. 
FIGURE 7.11 
. 279. 
Effective Intrinsic Carrier Concentration as a Function of Doping 
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. 280. 
Slotboom and de Graaf (3 3) have made extensive 
experimental investigations of the temperature behaviour 
of the base of-silicon bipolar transistors. The devices 
used had base doping in the range 4x 1015- 2.5 x 10 
19cm 3(Boron). 
The result of . the investigations was an expression for the 
energy gap narrowing due to high boron concentrations 
6 Eg =9x 10 
3(ln (N/1017) + (1n2(N/1017) + 0.5)1/ 1 eV 
The ratio of the effective hole electron product in a 
heavily doped material to the lightly doped case is then: - 
n: )2 exp ( Ll Eg/KT) 
For the sake of simplicity it can be considered that 
'the doping in heavily doped regions is reduced by this factor. 
Now 
2 
n. 
n= NA exp 
(qV/ý), lightly doped case 
A 
therefore 2 
n. 2 n 
n_ le 1 exp (qV%K,,, T) heavily doped case ni NA I 
We can define therefore an effective doping 
2 
n. ) NA = NA .i3 
effective ie 
In the calculation of minority carrier levels in all 
heavily doped regions of the I2L gate, viz. extrinsic base, and 
buried e, the treatment of Slotboom and de Graaf has been used. 
The observed experimental behaviour of the gate is predicted 
closely by using this treatment, although the buried N+ is 
arsenic, not boron doped. (Figure A7.1). 
0 
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7.2. MINORITY CARRIER LIFETIME 
In order to predict the injected currents into heavily 
doped semiconductors, accurate information regarding 
minority carrier lifetime is essential. The I2L gate structure 
does allow some measurement of the diffusion length in the 
buried N+, and as the mobility data available is reasonably 
accurate, minority carrier lifetimes can be calculated. 
The Weidmann Berger gate structure allows for the 
measurement of hole injection into the epitaxial layer of the 
12L gate. If the recombination in the epitaxial layer is small, 
this hole current is that incident at the buried N+ - epitaxial 
interface. If the 1 2L gate is fabricated on a p-type 
substrate the hole current transported across the buried 
e 
can be measured as collected current at the buried N+ substrate 
junction. Approximating the buried N+ as a uniform doped 
region, and then using long base diode theory, we obtain: - 
Jp1 - qDp n1e2 exp (qV/KT) . coth 
(W/Dp) 
L 
ND p 
where Jp' is the injected current density incident on the 
buried N+ 
ND buried N doping' 
-W buried 
N+ width 
LP diffusion length in, buried N+ 
DP diffusion coefficient in the buried N+ 
( see ref 39 page 106)- 
. 282. 
1 
ark, 
Jp2 =q Dp 
Nie2 
exp (qvlý). Lp sinh (W/Lp) 
D 
Jp2 is the hole current density collected at the buried N+ 
substrate junction. 
J 
= cosh 
(W/L ) 
P2 P 
Jp1, Jp2, and W are easily measurable. 
Now T+W)2 
Buried ND 
ar pc cosh 
J1) 
( 
Using this method, buried N+ lifetimes of 20nS have been observed 
on Process III. (ND average 4x 1018cm-3). 
Beck and Conradt (4 4) have measured the Auger recombination 
coefficients in n and p-type heavily doped material. The 
value of minority carrier lifetime observed in Process III 
buried N+ is consistent with their data. As'the observed 
buried N+ lifetimes agree with that of Beck and Conradt, their 
data was used to calculate minority carrier lifetime in all 
heavily doped regions. 
n 1.7 x11 ox ND2 n-type 
p12 1.2 10-31 x NA p-type 
Lifetimes of --+ 40 üs were observed in the lightly doped 
samples measured. 
The measurements of Beck and Conradt were performed on 
. 283. 
bulk samples. A real transistor will contain diffused or 
ion implanted regions containing measurable amounts of 
crystal damage, Lifetimes are likely therefore to be less 
than those predicted, especially for regions of very heavy 
doping. 
D 
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